Skip to end of metadata
Go to start of metadata
Detector requirements from TXI beam line L2SI-GR-0002, Global Requirements Document L2S-I Beam Parameters L2SI-PR-0021-R0, NEH 1.2 Instrument Scope Document
ASICs documentation
Transceivers
Detector Design Concept Initial design concept revision A (2019) presentation Preliminary Concept Design Review 07-23-21 (talk1 , talk2 and talk3 ) Mechanical design Thermal analyses Electronics Design Grounding
Tile board
Mother board Voltage drop simulation 25Gpps board simulation Timing ePixHr10k at LCLS-II Design files Design files (boards, cables, firmware and software)
Board design files Carrier board (link )
Carrier to flex interface document Mechanical board outline Flex board (link )Flex to analog board interface document Mechanical board outline Analog board (link )Analog to digital interface document Mechanical board outline Digital board (link )External interface documents (power, control and optics) Mechanical board outline Firmware Cables Fiber optics cableMTP24 1:3 breakout cable (link ) Vacuum Feedthrough (link) Internal Fiber Optics cable (link) Support electronics Firmware/Software Hardware Bench-TopDigital- & Analog-BRDs: Liquid-Cooling-setup (link ) Power requirements Power requirements, measurements and suggested bench supply solution
epix-hr-2m 10kt power dissipation per quad Digital board 44W, measured 30W
Analog board 155W, estimated from measurements of a single carrier 115W
Suggested power supply
Power Supply Power supply should provide 24V Expected power consumption is 5W per ASIC plus 25W for the readout boards totaling 125W per quadrant Power supplies capable of single channel >175W or more is acceptable but recommend is 2 channels with 100W each Examples of such supplies 2x MPOD compatible modules (using 2 channels of 24V per quad) MPV 4030I 4 0 - 30V 5A 100W / ch. 2mV 0.12mA <2mVpp
Procurement Track procured items for the project (link ) Kaz list of items to by acquired by the beamline (link )
Beamline tests Meetings Meeting's list
New Meeting notes page
07 Dec 2022 - Status Meeting focus on mechanical integration. (Presentation with notes )12 May 2022 - Detailed status meeting (System and electronics talk , Mechanics and cooling talk ) 15 Apr 2022 - Status Meeting slides (file )02 Feb 2022 - Status Meeting slides (file )09 Dec 2021 - Status Meeting slides (file )04 Nov 2021 - Status Meeting slides (file )30 Sep 2021 - Status Meeting slides (file )03 Sep 2021 - Status Meeting slides (file )23 Jul 2021 - Concept design review (talk1 , talk2 and talk3 )25 Jun 2021 - Meeting with the BL scientists (file )01 Jun 2021 - Meeting with the BL scientists (file ) 18 May 2021 - Meeting with the BL scientists (file )14 May 2021 - Meeting with the BL scientists (file )11 May 2021 - Internal Meeting focus on cooling simulation results (file )07 May 2021 - Meeting with the BL scientists (file ) 05 May 2021 - Mechanical status updated and board distribution (no presentation).27 Apr 2021 - Tile cooling with simulations from Marco (ppt )20 Apr 2021 - Mechanical status updated and board distribution (no presentation).13 Apr 2021 - Mechanical status updated and board distribution (no presentation).06 Apr 2021 - Status updates and follow up from 04/02 meeting (no file, only meeting notes)02 Apr 2021 - Tile cooling and connector discussions (file )30 Mar 2021 - Tile cooling and connector discussions (file )23 Mar 2021 - Tile cooling and connector discussions (file )19 Mar 2021 - Initial electromechanical design concept discussion with beam line group (file )16 Mar 2021 - Initial electromechanical design concept discussion (file )09 Mar 2021 - Initial electromechanical design concept discussion (file )19 Feb 2021 - kick-off meetingFlex boards and wire thickness discussions (ppt)File with Dionisio's meeting notes (file )
Data communication protocol TBD
Image Processing HLS
Register map TBD
Timing emulator Issues tracking Issues tracking list
Description Priority Assigned to Design Tested When will it be done. Date completed Notes Analog board power supplies not powering up. High Scott/Dionisio Done The missing connection on the power planes have been identified by Scott and implemented in the C01 design files. A new board spin is required. Medium Dionisio/Tung Done Done 10/2023 Need to change the fab notes to make board more flexible. If needed we will change the planes from solid to criss-cross pattern Carrier board copper plate opening is too narrow Medium Marco Done Done Marco has changed the design file to increase the opening and requested the tech to rework all existing copper carriers Component heights to not match pockets in the cooling block Medium Marco Scott found some components hight did not match the needs. Marco is working with Don to get this fixed Mounting holes on cooling block have wrong size High Marco Mounting hole on the cooling block are larger than in the board. This prevents us from securing the boards. Mounting holes on cooling block have wrong size Medium Dawood Initialization files only work if the project (python ./devGui.py) is executed in the script folder. How can we make it more consistent and enable the project to be ran from other locations Medium Dionisio We need to enable the configuration files to be done for all asics individually Timing receiver not locking High Dawood/Julian Check why timing receiver is not locking Medium Dawood Done Port and change data descrambler form 2x1 to 2x4 Initialization for 5kfps (12us/24us) Initialization for charge injection (24us/150us)
