Title: Xilinx IBERT Test for data transmission or cable/flex/PCB QC  
Author: zijun xu Feb 25, 2022
Last Changed by: Dong Su Jun 23, 2023
Tiny Link: (useful for email) https://confluence.slac.stanford.edu/x/qFIXF
Export As: Word · PDF  
Hierarchy
Parent Page
    Page: Inner Pixel - Loading, Integration and Testing
Children (1)
    Page: QC of DP cables
Labels
There are no labels assigned to this page.
Page Permissions
Page restrictions:
  • Only alwang can edit this page. (set by Rainer Bartoldus at May 05, 2022 17:53)
  • Only ayoung can edit this page. (set by zijun xu at Feb 25, 2022 14:10)
  • Only bartoldu can edit this page. (set by Rainer Bartoldus at May 05, 2022 17:53)
  • Only rstew can edit this page. (set by Alex Wang at Jun 06, 2022 22:24)
  • Only sudong can edit this page. (set by zijun xu at Feb 25, 2022 14:10)
  • Only wittgen can edit this page. (set by Rainer Bartoldus at May 05, 2022 18:00)
  • Only zixu can edit this page. (set by zijun xu at Feb 25, 2022 14:10)