You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 27 Next »

The Clock and reset trees are shown as follows

Clock and reset trees


A block diagram of the FPGA logic is shown as follows:

AsicTop block diagram





  • No labels