You are viewing an old version of this page. View the current version.
Compare with Current
View Page History
« Previous
Version 4
Next »
Requirements
- Support "point-to-point" only
- 8B10B line coding
- DC balanced
- Selected line coding (8B10B) over scrambler (64B66B) to minimize logic on the ASIC side
- Assuming "clock synchronous" system
- Clock will be fan out to both endpoints
- No CDR required
- IDELAY/ODELAY to deskew data lane
- No "clock correction pattern" required
- Support data streaming and sideband controls
- deterministic trigger and control delivery for sideband
- Virtual channel support????
- Up to ??? virtual channels
- Interleaved virtual channel support???