You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 6 Next »

 

Fast ADC for high gain (2x) channels:

  • ADS54J60 Dual-Channel, 16-Bit, 1.0-GSPS
  • ADS54J54IRGCT Quad Channel, 500 MHz sampling, 14-bit

Slow ADC for low gain (0.5x) channels:

  • ADC3444 Quad-Channel, 14-Bit, 125-MSPS

For the FPGA we can use a XCKU040 part for about $800

Parameters from meeting of 27 October:

Bandwidth Lower Limit = 10 kHz

Bandwidth Upper Limit = 500 MHz

Sampling Rate = 1 GHz

1 p.e. distribution probable lower limit ~ 1 mV

maximum signal = 1e4 p.e.

  • No labels