You are viewing an old version of this page. View the current version.
Compare with Current
View Page History
« Previous
Version 10
Next »
- General example
- Question: Place it hear and hopefully some one will answer after...
- See this link for details about this question...
- Setup:
- DET_BIAS RELATED:
- Answer place answer in this link: PCB Carrier BRD
- Question: What is the typical reverse bias voltage (DET_BIAS) on the substrate?
- Question: DET_BIAS can change where the common-mode of the pixel is, is this in a good location?
- Testing:
- Back-Plane Pulsing
- To answers to the following questions: See Back-Plane Pulsing Q&A section
- (Q) What is the amplitude of the voltage pulse required to emulate beam-line?
- (Q) What is typical bias voltage applied on Detector Bias line to reverse bias the substrate?
- At this bias or some known bias voltage what is the expected substrate capacitance for a single asic (there are 4 in parallel)?
- When the beam hits the substrate, which way does the current flow (in/out of pixel front-end) or (assuming substrate is negatively biased) that the current being drawn from the pixel front-end is less/more negative when a pulse hits (positive/negative voltage pulse)?
- ...
- Power-Supply Startup-Sequence
- To answers to the following questions: See Power-Supply Startup-Sequence Q&A section
- Cabling
- (Q) Power and pin requirements met the DC requirement?
- (Q) Power and pin requirements met the transient response time?
- Mystery Resistor?