Fast Pulse Test Board Ver00
Designed by: David Brown (google drive)
Design
Fabrication and Assembly
- PCB Data (Pads)
- Gerber Data (zip)
- Gerber Data (pdf)
- Assembly Drawings
- Pick and Place Data
- PCB 3D Top View
- PCB 3D Bottom View
Measurement
Expand | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Simulation
Expand | ||
---|---|---|
| ||
|
I/O
Expand title Info... PIN I/O Value/
Range[V]
Zener
to GND?
Note(s).........................................................................................................................................................................
J1 1 In 0/+3.3 TTL +3.3 Used to generate pulse J2 1 In 0 to 10 +11 Gained up by -10x to set pulse level J3 1 SPLY +15VDC +15 3 SPLY -15VDC -15 2, 4 GND GND TP1 Out 0 to -100 Ideal, really around -90V before pulse OUT Out 100 to 0 - OUT: Solder pad
- Load with 10nF cap (CM07FD103JO3) to ground
- Drags out tail-end of pulse
- Testing done with 1[MOhm] load of scope to COMP Port
- 1N5624 [Digikey] in parallel with resistor to minimize negative voltage seen relative to COMP Port
- Note: Offset COMP +1VDC to have the diode clamp around 0V, but if COMP Port is ground, will clamp adequately to protect ASIC load
- Load with 10nF cap (CM07FD103JO3) to ground
- OUT: Solder pad
Operation
Expand title Info... If J2 = +10VDC (effects Tp1 & OUT) ← what scales output
[V]
J1
PMOS
Q1
[V] U1.7 TP1 OUT* Note(s) 0 ON -15 ~0 -5 ← Using fast turn on time to generate pulse +3.3 OFF +15 -90 +85 ← _TRIGGER: Normally in this state (otherwise won't work) *assumes load resistance to be negligible as it is a cap divider
Safety
Expand | ||
---|---|---|
| ||
Info
- SLAC SEDA
Expand title Relevant Part Info... Speck PCB ID What Web Manual Type Min Nom Max Unit U1 Optocoupler ACNU-3430 Switch Time 0.2 0.6 [usec] VDD-VSS 30+5 [V] VSS -15 [V] U2 OPAMP Sply Range 140+10 [V] VR1 Voltage reg. Sply Range 20 [V] Q1 PMOS IXTQ36P15P Switch Time 0.1 [usec] C10-C12 Output Cap VJ1812Y334KXCAT Rating 200 [V] Search
- Email chain ordering
Expand title Searched... Location Search Result Confluence 144-174-04 Nothing related 144_174_04 No results SEDA *144-174-04* No results V:\REG *144-174-04* ??? V:\REG\air_rfs\Projects *144-174-04* Nothing related, wrong number *144-174* Lots of results... lots of unrelated projects... closest numbers are located in Cryo_Sensor\RTM V:\CD\EIE\projects *144-174-04* Nothing related, wrong number V:\CD\David Brown\Fast Pulse Manually FOUND IT!!! ePIX HR Fast Pulse Schematic.pdf V:\CD *144-174-04*PcbDoc* V:\REG\air_rfs\Projects *144-174-04*PcbDoc* Nothing found V:\REG\air_rfs\Projects\Altium Libraries *144-174-04*PcbDoc* Nothing found Emailed David Brown - "not released" and PCBs are in a folder "PcbDoc" google drive ??? ... too many files to search ... SLACers\Frisch\General\Fast Pulse FOUND IT!!! Expand title David Brown Folder Locations... Main Location Link V-Drive V:\CD\David Brown V:\REG\air_rfs\Projects\Cryo_Sensor\RTM\Rev_2\Brown, David G. - Cryostat_Board Google Drive https://drive.google.com/drive/folders/1BnV1H33AJJmZqOSrCbHZKSi8AZFmInnI
...