Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

The DaqMux can perform the following functionalities

  • Multiplex up to 4 streams (lanes) and send forward (to software)

...

  • Stream packets can be acquired continuously every time a trigger arrives in continuous mode, or only once upon trigger with or without header (meta data) in trigger mode, or many times with or without header (meta data) in trigger mode when auto re-arm is enabled
  • Possibility of cascading trigger of DaqMux blocks in case streams from several DaqMuxes acquired at the same instant is required
  • Pause streaming by not overwriting buffers (freeze functionality), therefore nothing is forwarded to software
  • Down sampling and averaging


Definitions

  • Stream : a group of bytes transmitted in sequence.
  • Lane : a physical bus at which the stream crosses 
  • Packet : User abstraction. Bunches of bytes that the user wants forward to software from each lane every time there is a trigger
  • AXI transaction : Hardware abstraction. Packets are broken into a 1 or more AXI transactions

Applications

Figure 1 shows the DaqMux instantiated in the Common platform firmware in the application side. 

Anchor
Figure1
Figure1
Figure 1: Common platform firmware top-level

Generics & IO description

...

Table 1: DaqMux generics list and description

Generic namedefault valueDescription
TPD_G1Simulation variable; register clock to output delay in nanoseconds
DECIMATOR_EN_GTrueDecimator enable
WAVEFORM_TDATA_BYTES_G4Output lane width in bytes
FRAME_BWIDTH_G 10Power of two, which defines AXI stream transaction size in words (4 bytes)(i.e. when FRAME_BWIDTH_G = 12 → 210 x 4 = 4096 bytes)
BAY_INDEX_G-Index of the DaqMux
N_DATA_IN_G16Number of input data lanes
N_DATA_OUT_G4Number of output data lanes



NameDirectionClock domainWidthDescription
axiClk Input-

axiRst InputaxiClk

devClk_i Input


devRst_i Input


trigHw_i Input


trigCasc_i Input


trigCasc_o Output


armCasc_i Input


armCasc_o Output


freezeHw_i Input


timeStamp_i Input


bsa_i Input


dmod_i Input


axilReadMaster Input


axilReadSlave Output


axilWriteMaster Input


axilWriteSlave Output


sampleDataArr_i Input


sampleValidVec_i Input


linkReadyVec_i Input


wfClk_i Input


wfRst_i Input


rxAxisMasterArr_o Output


rxAxisSlaveArr_i InputdevClk_i

rxAxisCtrlArr_i InputdevClk_i

Functional description & block diagrams

Register address mappings and description

...