PC_256_100_92_C00: Testing Notes

Created by Larry Ruckman, last modified on Jan 13, 2017

You are viewing an old version of this page. View the current version.

Compare with Current View Page History

CHESS2 Configurations for different speeds

Slow Clock	Fast Clock	CLK_bit_sel	clk_dly	rd_1	rlt_1	wrd_1	wrd_2	rd_2	rlt_2
20 MHz	160 MHz	0x0
31.25 MHz	250 MHz	0x0
40 MHz	320 MHz	0x0	0x0	0x0	0x2	0x0	0x0	0x0	0x2
45.45 MHz	363.6 MHz	0x0	0x0	0x0	0x2	0x3	0x3	0x0	0x2
50 MHz	400 MHz	0x0

No labels