You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 57 Next »

Presentations

Summary Table:

Green Fileed = Supported

Red Filled = Not Supported

 2014.x2015.x2016.x
12341234123
Multiple IP core generation (including ZYNQ IP core)








 

  TBD
PROM generation          TBD
ILA Debug generation          TBD
VCS script generation via Vivado platform          TBD
Incremental Compile          TBD
Partial Configuration          TBD
Vivado HLS          TBD
System Generator          TBD
SDK          TBD

 

Note: We are not supporting any Vivado version before 2014.1

Note: Xilinx has dropped 32-bit support for version 2015.1 (or later).  If you are building on a 32-bit Linux kernel, you will need to use 2014.4 (or earlier).

Note: We are only supporting "Incremental Compile" for version 2015.3 (or later) <http://www.xilinx.com/video/hardware/incremental-compile-updates-for-2015_3.html>

Note: We are only going to support SDK for Vivado 2015.4 (or later) because that was the version that we started to build SDK.

Vivado HLS

  • We don't support Vivado HLS for version 2014.2 because requires too many manual soft-links to be created for the library paths to make it work.

System Generator

  • Due to AR# 59236, we are not supporting System Generator before 2014.3
  • For 2015.3, there is a bug in System Generator exporting both RTL and .DCP.  In both exporting types, System Generator hangs and never generates the output files.  This was tested using both Matlab R2014b and R2015b

  • No labels