Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.
Comment: Migration of unmigrated content due to installation of a new plugin

Template to cut and paste into logbook

Start of shift

...

Code Block

------- HPS SVT Start of Shift Checklist --------

Shifter name:

Time and date:

Previous Shifter:

Hall B beamline shifter:

Current run:

SVT module power status (ON/OFF):

Write down lowest and highest values of AVDD, DVDD and V125 currents
e.g. Lowest: AVDD - 100 mA, Top, Hybrid 3, V125 incl. module nr:

What is the high voltage value for each module- ...
     Highest: AVDD - 400 mA, Bottom, Hybrid 5, V125 - ...

Lowest:
Highest:

Check high voltage currents setting for each module (should be 0180 in GUIV) (OK?):

Check SVT module temperature, write down highest and lowest temperature
e.g. Lowest: FPGA 3, Hybrid 0, 19.2 C, Highest FPGA 5, Hybrid 1, 24.3 C
Note: FPGA 5, Hybrid 1 is not in use and should be 0.

Check temperature at the vacuum chamber input and output:

            [Temperature (C)]
Input:
Output:

ECal status (e.g. Do all HV look ok? etc.):

Trigger statusType (e.g. Single Cluster Trigger Top):

Trigger Rate:

Pair Pair spectrometer magnet (current and :
         [Current]   [B-field)]
Value:

Accelerator status:

Beam current (nA):

Beam position X,Y (um):

Beam plans for the shift (Closest measurement to Pair spectrometer):

SVT plans for the shift (Closest measurement to Pair spectrometer):

Notes from previous shifter:

 

Hourly

...

checklist

...

Code Block

------- HPS SVT End ofHourly Shift Checklist --------

Shifter name:

Current run/status:

Time:

SVT module power status (ON/OFF):

Write down lowest and highest values of AVDD, DVDD and V125 currents
e.g. Lowest: AVDD - 100 mA, Top, Hybrid 3, V125 - incl. module nr:

What is the...
     Highest: AVDD - 400 mA, Bottom, Hybrid 5, V125 - ...

Lowest:
Highest:

Check SVT module temperature, write down highest and lowest temperature
e.g. Lowest: FPGA 3, Hybrid 0, 19.2 C, Highest FPGA 5, Hybrid 1, 24.3 C
Note: FPGA 5, Hybrid 1 is not in use and should be 0.

Check high voltage valuesetting for each module:

Check hightemperature voltageat currentsthe (shouldvacuum bechamber 0input inand GUI)output:

Check     SVT module temperature, write down highest and lowest temperature[Temperature (C)]
Input:
Output:

ECal status (e.g. Do all HV look ok? etc.):

Trigger status Type (e.g. Single Cluster Trigger Top):

Trigger Rate:

Pair spectrometer magnet (current and :
         [Current]   [B-field)]
Value:

Accelerator status:

Beam current (nA) (Closest measurement to Pair spectrometer):

Beam position X,Y (um) (Closest measurement to Pair spectrometer):

Beam plans:

Notes/comments:

...

 

Shift summary

Code Block

------ HPS SVT EndShift of ShiftSummary Checklist -------

Shifter name:

Time and date:

RunsNext takenShifter:

?[Run nr]  [Start]  [Stop]  [Events]  [Beam current]  [Beam position X] [Beam position Y]  [Comments]

Next Shifter:

...

Notes/comments: