Page History
Table of Contents |
---|
Issues
Issues to consider:
- current configuration time is long at 34s
- fiber-power monitoring on the detector side and kcu1500
- have to manually lock the lanes between ASICs and managing FPGA by running 1000 events
- not all lanes in an ASIC lock (can perhaps be fixed with improved delay settings)
- data is currently scrambled (not natural order)
Miscellaneous Info
Currently running on drp-neh-cmp003 and using (perhaps incorrectly) tdetsim.service.
...
Dawood writes: Chris, I just noticed that the batchers have the register Bypass set to 1. That needs to become 0 when we using timing from the timing fiber for all 4 ASICS.
Fiber Requirements for Prototype
For MFX beam time Phil requested 6 fiber pairs plus spares, eventually 24:
Jira | ||||||
---|---|---|---|---|---|---|
|
...
Overview
Content Tools