Search/Navigation:
Related:
SLAC/EPP
/HPS Public
Jefferson Lab/Hall B
/HPS Run Wiki
S30XL-LESA/LDMX
...
The clock phases were not adjusted on those FEB's which couldn't sync all 20 APV's, so it's unclear if this would resolve the issue.
1/19/2015
10:00AM
Connected all FEBs to power and data as on Saturday. Verified by powering up all boards are consistent with Saturday. Ben will work on trying to sync all APVs during the day.
11:00AM
When mounting the boards on Friday 1/15 the top and bottom FEBs were swapped for L1 and L2-3. Since there is no particular reason yet for having a specific FEB processing a particular layer we will keep this as the new layout. Therefore all testing on Saturday was with this new layout. This has been updated on the DAQ & Power Mapping in Group C page.
see Group C interlock board for instructions on monitoring and controls.
...