ToroidMeeting-August-23-06

Toroid Electronics Meeting Minutes

August 23, 2006

Analog Electronics Design

Contents
Unknown macro: {maketoc}

Attendees:

John	Bob	Michael
Dusatko	Simmmons	Cecere
Steve Smith	Tim Montagne	

Agenda:

- 1. Schematics ready for layout
- 2. Next up: software development, CPLD code, hardware.

Presentation Materials:

Schematics, Netlist, and BOM for BCM:

BCM Schematics, PDF, Aug 23, M. Cecere BCM Schematics BOM, EXCEL, Aug 23, M. Cecere BCM Schematics Netlist, PADSPCB, Aug 23, M. Cecere

Minutes:

- Circuit Discussion
 - $^{\circ}\;$ Add header for access to Voffset cancellation circuitry
 - Slow down op-amps affter Integrator? maybe after board made
 - remove termination of EVR into CPLD, add some series resistance.
 - o same for 119MHz into CPLD
 - check with Evgeny on EEIP issues for box layout
 - o consider adding pi filter network between AC/DC PS and PCB
 - o check PS current requirements
 - o drawing numbers on front of box...
- Toroid Manufacture Update (Tim Montagne)
 - o 3 braze failures so far
 - $^{\circ}\,$ will try new process, fire ceramic with no metal to create eutectic braze alloy
 - $^{\circ}$ $\,$ expect to come out of furnace next monday
 - o will due pull-test to check durability, coat
 - if fails, assemble for a electrical/mechanical test and deliver to CPE
 - step back and do traditional metallization process

Action Items:

- 1. M. Cecere: Adjust circuit as described above and put on v: drive, pdf's
- 2. M. Cecere: Deliver netlist to Tung

- M. Cecere: See Jennifer about parts procurement
 M. Cecere: Start Software Development!
 M. Cecere: Continue overseeing box and cable designs