ATLAS: CHESS2: How to program the FPGA

How to reprogram the FPGA with a new .bit image

1) Launch Vivado and start the Hardware manager:

fivedo 2016.2	C. Canto mercet
uhu Toos Elizon Geb	- search commands
Quick Start	
Create New Project	Open Example Project
Tasks	
Manage IP Cpen Hardware Manager	Xilex Td Store
Information Center	
(2)	2

2) Power up the carrier board, connect your JTAG cable, then start the connection



3) Right click on the FPGA, then click on "Program Device ..."



4) Set the "Bitstream file:" to the .bit file that you want load, then click "Program"

🝌 Vivado 2016.2	
Ele Edit Flow Tools Window Layout View Help	Q ₇ Search commands
😂 📾 💷 🔛 🗙 🗞 🤯 🔛 Default Layout 💿 🗶 🔌 🔪 🕥	Dashboard 👻 🎼
Hardware Manager - localhost/xlinx_tcf/Xlinx/000013236d0801	×
There are no debug cores. Program device. Refresh device.	
Hardware C ×	
Name Status	
E localhost (1) Connected	
Image: silinx_tcf/Xilinx/000013236d0801 (1) Open	
XADC (Syster) KADC (Syster)	
Program Device	
Select a bitstream programming file and download it to your hard probes file that corresponds to the debug cores contained in the	ware device. You can optionally select a debug 🍌
Hardware Device Properties	
← → 🏠 R Bitstream file: -chess2/frmware/targets/AtlasChess2Feb	Eth/mages/AtlasChess2FebEth_00000001.bit
xc7k70t_0 Debug probes file:	
Name: wr%201 IV Eachie and of starts to shade	
Part: xc7k70t	
ID code: 0364709	
IR length: 6	Program Cancel
General Properties	
Td Console	2 – D 2 × 1
	A
	_
	*
· ·	F.
Type a Tcl command here	
🔝 Tcl Console 💭 Messages 🐁 Serial I/O Links 📃 Serial I/O Scans	
Program hardware device with specified bitstream	

How to reprogram the FPGA's boot PROM with a new .mcs image

1) Launch Vivado and start the Hardware manager:



2) Power up the carrier board, connect your JTAG cable, then start the connection

🔥 Vivado 2016.2	- • ×
File Edit Flow Tools Window Layout View Help	Search commands
👌 🕼 🖉 🗎 📉 💥 🧔 🗄 Default Layout 🔹 🗶 🔌 🍡 📾 Deshboard 🛛 🥸	
Hardware Manager - unconnected	×
No hardware target is open. Open target	
Hardware _ 🗆 🖻 🗶 🗡	
Ne content	
Properties ? _ D L ² ×	
Select an object to see properties	
Td Console	? = 🗆 🛎 ×
Thurson (12 Flow 13-24) Referenhup 12 repositories 1000 (12 Flow 13-24) Noterenhup 12 repositories profiled 1000 (12 Flow 13-24) Noterenhup 12 repository 'DrXillav/Vivedo/2016.2/dsta/ip'. U comp_Dat Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 767.906 ; gain = 95. 00 (2010) (2	.680
Tcl Console Messages Serial I/O Links Serial I/O Scans	
Automatically connect to local hardware target	

3) Right click on the FPGA, then click on "Add Configuration Memory Device"

Vivado 2016.2	The last second	
e Edit Flow T	ools <u>Window Layout Vi</u> ew <u>H</u> elp	Q - Search commands
) 👩 🕫 🖳 🛙	🖌 🗙 👩 🔛 Default Layout 🛛 👻 🎉 🗞 🔪 Dashboard 🛩 😣	
ardware Manage	 localhost/xilinx tcf/Xilinx/000013236d0801 	
There are no deb	ug cores, Program device Refresh device	
iardware .	T I X	
. X 🖄 🕅 🖩		
	Sinhe .	
eme	Connected	
E de xilinx_tcf/	xilinx/000013236d0801 (1) Open	
xc7k704 	Hardware Device Properties Chile E	
ig tab	Program Device	
	Verify Device	
	Ø Refresh Device	
ardware Device Pro	Add Configuration Memory Device	
	Boot from Configuration Memory Device	
xc7k70t_0	Program BBR Key	
Name:	Clear BBR Key	
Part:	Program eFUSE Registers	
ID code:	Evoryt to Streadsheet	
IR length:		
Seneral Propertie	s	
d Console		? - 🗆 🖻
WARNING	[Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1	Lor 3.
Resoluti	.on:	
2. Manua	sure the clock connected to the debug hub (dbg_hub) core is a free funning (ally launch hw server with -e "set xadb-user-bacan <c ch<="" chain="" scan="" td="" user=""><td>siock and is active OR main numbers" to detect the debug ?</td></c>	siock and is active OR main numbers" to detect the debug ?
j]		
Type a Tcl	connand here	
E Tcl Console	Messages % Serial I/O Links Serial I/O Scans	

4) Select "N25Q256-3.3v-spi-x1_x2_x4" PROM then click "OK

🙏 Vivad	o 2016.2										23
Ele Edi	t Flow <u>T</u> ools <u>W</u> indo	w Layout <u>V</u>	iew <u>H</u> elp						ζ≁ Search com	nands	
👌 🔊	01 🗎 🦍 🗙	🛛 🔯 😬 Defi	ault Layout	- X *	1	Dashboard 🕶 🍳	2				
Hardwa	re Manager - localhost/	kilinx_tcf/Xilinx/C	000013236d0801								×
(i) The			and and dealers								1
Hardwa	Add Configuration	Memory Devi	e a a a								
۵ 🛣	Choose a conf	iguration memor	y part. This can be	changed later.							
Name	•										
B- K											
	Device: 🛞 xc7k70t_l	0									
	Filter									_	
	Manufacturer	Al					Type	Al		*	
	Density (Mp)	AI	_				widen	Al		-	
Hardwa					Keset All Hi	ters					
$\leftarrow \rightarrow$	Select Configuration Me	mory Part									
♦ xc7k	Search: Q. 125	Q256-3.3v-spi-x	1_x2_x4 🔘 (1 match)							
Names	Name		Part	Manufacturer	Alac	Family	Type	Density (Mb)	Wadth		
Part:	@ n25q256-3.3v-	spi-x1_x2_x4	n25q256-3.3v	Micron	1402	n25g	spi	256	x1_x2_x4		
ID cod											
in the second											
Gener											
Tcl Cont											2 ×
X											^
- 辛								6	_		
									ок	Cancel	
											-
	•										•
Ty	pe a Tcl command h	here									_
	Tcl Console 🗌 🔎 Messag	ges 📜 🗞 Serial I	/O Links 🗌 🖸 Seria	I I/O Scans							
Add a Con	figuration Memory Device										

5) Set the "Configuration file:" to the .mcs file that you want load, then click "Program"

Note: The program operation (which are the default options) are "Erase", "Program", and "Verify" only



6) After your done loading the PROM, you can either power cycle the carrier board to load the new image from the boot PROM to the FPGA or "Boot from Configuration Memory Device" via the JTAG interface

A Vivado 2016.2		- C - X-
File Edit Flow Tools V	jindow Layout View Help	Q v Search commands
😂, 🐲 🕫 🖬 🖌	🐝 👰 😬 Default Layout 🔹 🗶 🔌 🔪 💿 Dashboard 👻 🄇	
Hardware Manager - local	rost/xilinx_tcf/Xilinx/000013236d0801	×
There are no debug core	s. Program device Refresh device	
Hardware		
🔍 🛣 🕽 🛃 🕸 🕅		
Name	Status	
localhost (1)	Connected	
Kinx_tcr/xinx/oc	Programmed	
- 💱 XADC (\$ 🧕	Hardware Device Properties Ctrl+E	
4	Program Device	
A	Refresh Device	
Hardware Device Proper	Add Configuration Memory Device	
	Boot from Configuration Memory Device	
<pre> w xc/k/0t_0 </pre>	Program BBR Key	
Name: xc7	Clear BBR Key	
Part: xc7	Program eFUSE Registers	
ID code: 0.30 IR length: 6	Export to Spreadsheet	
General Properties		
Td Console		? _ 🗆 🖻 ×
I		^
-		
		-
	ad tons	F.
Tel Conrola	na nere seranar 9. Gariel 1/0 Linke 🕞 Sariel 1/0 Scane	
TO CONSOLE DIM	toages [15 sena t/o tans] [sena t/o scans]	
Boot device xc7k70t_0 from th	e Configuration Memory Device	

Contact

Dionisio Doering

ddoering@slac.stanford.edu