Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

In particular for the linac locking system (see diagram above), the RF reference and 2856MHz VCO signals are read in by the ADC and processed in parallel until their phases are extracted. The phase error between the two signals goes through a proportional-integral (PI) controller and low pass filter to get the phase compensation signal, which is then used to adjust the bias voltage applied to the 476MHz VCO. The VCO tuning range at 476MHz is about ±150Hz with respect to the ATCA baseband DAC, which has a ±5 Volts output range. With the loop bandwidth set to 300Hz, a stable phase locking is achieved with a 10 femtosecond differential timing jitter between the VCO signal and the RF reference signal.

IOC Deployment

In this section, IOC deployment details are provided pertaining to the housing App, as well as the IOC and corresponding CPU names in both Dev and Production. 

IOC Repository


Deployment In Production

IOC Name


Deployment In Dev


IOC Packages

...