Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Slow ClockFast ClockCLK_bit_selclk_dlyrd_1rlt_1wrd_1wrd_2rd_2rlt_2Comment
20 MHz160 MHz0x00x00x00x20x70x70x00x2All default values
31.25 MHz250 MHz0x00x00x00x20x70x70x00x2All default values
40 MHz320 MHz0x00x00x00x20x00x30x00x30x00x2 
45.45 MHz363.6 MHz0x00x00x00x20x30x30x00x2 
50 MHz400 MHz