Log in
Skip to sidebar
Skip to main content
Linked Applications
Loading…
Spaces
Hit enter to search
Help
Online Help
Keyboard Shortcuts
Feed Builder
What’s new
Available Gadgets
About Confluence
Log in
TID Advanced Instrumentation for Research Division
Pages
Blog
Space shortcuts
How-to articles
File lists
Troubleshooting articles
Meeting notes (2)
Confluence Content
Child pages
DARPA LLRF
DARPA LLRF Meeting Notes
Browse pages
Configure
Space tools
View Page
A
t
tachments (2)
Page History
Page Information
View in Hierarchy
View Source
Export to Word
Pages
…
Home
DARPA LLRF
DARPA LLRF Meeting Notes
Page History
Versions Compared
Old Version
1
changes.mady.by.user
Cisneros, Stephen Anthony
Saved on
Aug 31, 2022
compared with
New Version
Current
changes.mady.by.user
Cisneros, Stephen Anthony
Saved on
Nov 21, 2022
View Page History
Key
This line was added.
This line was removed.
Formatting was changed.
Panel
borderWidth
5
Toggle Cloak
id
@HWDB
Meeting Dates:
Cloak
id
@HWDB
2
2
11/21/22
Cost estimate submitted (seems higher than expected based on previous)
Chao:
LLRF System Control Design mostly done (just waiting on some simulation results from Zenghai_
Start looking into Low-level RF system from Larry
Frequency Control in Software
Amplitude Flatness and Amplitude/Phase Control firmware
Bo
SSA almost ready to send out
Klystron only needs 200W, making a 350Watt board
Firmware/hardware ready to start development
Stephen to check project tasks with people
9/12/2022
We will be doing the 1.5 with 1 RFSoC setup, but the rest of the system is unclear (we may as RadioBeam to do it)
Chao
Currently working on data converter characterization
Will probably be done in the next month
Trying to determine what configuration would be ideal for the up and down conversion
Noise analysis
We need to figure what what (analog) band-pass filter we need.
Still need to work out specifications for the algorithm (with RadioBeam + Kukhee)
Larry
In the next month:
Identify digital IOs and decide if we can buy or need to make a card to accommodate
After Chao is done with characterization, change the firmware interface from a real-real to real-IQ conversion and then take IQ to the core
Need interface information from Kukhee
Port register map to current software interface
Kukhee
Still catching up on things
Discuss division of firmware(?) labor with Chao
Need to discuss firmware/software division of signal conversion with RadioBeam
Pulse-pulse control in firmware?
Present a proposal on how to do this to RadioBeam
Multi-cavity control in software?
Bo
Working on SSA
Power supply is pulsed gate which requires a trigger
Will eventually need to generate an interlock signal
Will be out on vacation 9/26-10/5
Kukhee and Chao to lead the meeting on algorithm discussion with RadioBeam?
Stephen
On medical leave 9/16-10/16
Need to get a charge number for people to use
9/6/2022
Meeting on Thursday with higher-ups
We should use
Teams
for working with RadioBeam/other groups
Need to get an understanding of how the firmware should function + division of work
L. Doolittle typically does specialized, non-modular code (used in LCLS II) which can be hard to port over/understand.
Can we have Chao/Larry do the firmware and have LCLS-RadioBeam define requirements/review our code
Could also have them do some software tasks: Pentalinux P4P + efuse reading/writing for ultrascale+ platform
Chao thinks Kukhee's code might be a good basis given a proper set of requirements
Larry's slides on Phase 1.5 HW Block
Image Added
2Channels in, 1 Channel out Baluns
ADCs to run at 2.4576 GS/s
12VDC power
FMC Digital I/O requirements:
Digital trigger output for SSA (1 channel, 0V - 3.3V).
Will need modulator (2 channel), interlock (x channel), and debug (1 channel) output triggers in the future (not sure on specifications, discuss RadioBeam).
Digital inputs TBD with RadioBeam
Chao's Data Converter Characterization
Trying to reocver/understand Dan's previous work
Evaluation tool is limited to running 1.6us samples meaning stability is too low (want ~5us)
Test: Signals from RFSOC loaded to DAC and looped back to ADCs. ADC output processed in Matlab (excludes op-amp downcoverter)
Image Added
(Bo) Could do an FFT to check there's anything extra going on
Next test to include up/down converters
Chao's RFSoC SOM Purchase Proposal
XRF16: 26 weeks, $30k/SOM + $6k/carrier. Will want 6x each ($216k)
Ryan+Stephen: Budget plan is incomplete and Schedule is on existent
We need a charge number for work on this project
8/29/2022
Bo had her first meeting with the high power people last week
Briefly discussed progress and later met with Radiobeam to discuss technical parts and RFSoC
Most of their FPGA experience is Larry Doolittle
We should consider having Radiobeam lead the hardware architecture design. Should discuss further with Ryan
We
drive
it but they do the documentation
Chao and Larry need to document the phase reference (LMK/LMX) clock distribution scheme
Larry needs to complete importing Dan Van Winkle's .XCI and adding LMX to rogue software for next week and make sure it syncs with the ADCs and DACs
Chao/Kukhee needs to define the exact interface between ADC/DAC and LLRF DSP
Chao/Kukhee needs to define the specification for the LLRF DSP
Chao will present the RFSoC SOM design trade study for next week's meeting (Note that Monday is a holiday)
Recommend buying 16 channel SOM, but will need to provde a justification as it is high price (>$100k) and long lead time (>26week)
Stephen to start taking meeting notes and review Ryan's Smartsheet stuff prior to official release of budget/schedule
Overview
Content Tools
{"serverDuration": 53, "requestCorrelationId": "1a401e92c60e1345"}