Jira | ||||||
---|---|---|---|---|---|---|
|
Photo | SENSOR HV | HV GND | AGND | P24V0A | DGND | P24V0D | |
---|---|---|---|---|---|---|---|
Cable 01 - Board 38-C00-02 | 0.6R | 0.7R | 0.4R | 0.4R | 0.3R | 0.3R |
Measuring on test points on the analog board.
P24V0D | P24V0A | ||
---|---|---|---|
Analog board | 23.96 V | 24.01 V | |
Digital board | 23.96 V | 24.01 V | |
Power supply current | 170 mA | 0.2 mA |
SysMon | Virtual IO | Photo | |
---|---|---|---|
Only digital board | |||
Digital and analog board | |||
Digital, analog and carrier board |
OM2223-00027 LEAP transceiver | Before mounting | After mounting | After mounting closeup |
---|---|---|---|
Before mounting | After mounting |
---|---|
Analog board thermal pads | Analog board mounted | Digital board thermal pads | Digital board mounted | Cooling plate for the LEAP transceiver |
---|---|---|---|---|
System connected up | Internal FPGA temperature after about 20 min |
---|---|
WARNING: pciServer.AxiPcieCore.numDmaLanes = 4 != pciServer.AxiPcieCore.AxiVersion.DMA_SIZE_G = 8
python PgpMonitor.py --numLane 8
PGP example project working | PGP lane 5 status in monitor Connected in firmware to SRP | PGP lane 4 status in monitor Not connected in firmware | PGP working on GT Readout! | GT Readout Board Control module Must be enabled first | Board serial IDs |
---|---|---|---|---|---|
The aim of this test is to verify the data rate that can be achieved with the FPGA GTY transceivers that are connected to the Leap transceiver. An external fiber connection is used to loop back the transmitted data back into the received data of the same channel. A simplified gateware is used for the FPGA that contains the IBERT for UltraScale/UltraScale+ GTY Transceivers and interacts with the Vivado Serial I/O Analyzer. A similar setup was used during the testing of the SparkPix-IO ASIC.
Only channel 0 (GT_RX_0 / GT_TX_0) is tested for now because of lack of fiber loopbacks. The loopback is done after the 24-MTP to 12-LC-duplex using a LC-simplex fiber. The temperature is the Internal FPGA read from the system monitor. A 31-bit PRBS is used and the eye is scanned with the highest possibly resolution after the temperature has stabilized inside the FPGA.
5 Gbit/s | 10 Gbit/s | 20 Gbit/s | 25 Gbit/s | |
---|---|---|---|---|
Eye diagram Without TX pre/post-cursor | ||||
Eye diagram With TX pre/post-cursor | - | - | - | pre=0.81 dB, post=0.82 dB |
Temperature | 37°C | 44°C | 49°C | |
P240D power | 19.3 W | |||
Bitfile | ||||
Debug file |