Page History
...
- eye-scans for all transceivers
- work on high-speed-digitizer timing robustness using teststand
- occasional need to restart hsdioc process
- kcu1500 can lose link and hsd loses/regains power, and can only be recovered by power cycling cmp node
- check wave8 timing robustness
- program hsd firmware over pcie?
- manufacture new xpm boards
- reproduce/fix timing nodes assigning wrong timestamp to configure transition by 1 or 2 buckets
- matt thinks this is on the receiver side: some fifos that carry daq data separate from timing data. matt thinks perhaps we have to connect the resets to those fifos.
- have seen this is hsd/wave8. see both being problematic after a power outage here: /cds/home/opr/tmoopr/2024/03/04_17:11:56_drp-srcf-cmp030:teb0.log (and Riccardo saw it in his tests, below)
- (perhaps done by fixing reset logic?) reproduce/fix link-lock failure on timing system KCUs
- (done) ensure that Matt's latest xpm firmware fixes the xpm link-glitch storms
- (perhaps done by fixing reset logic ?) reproduce/fix TxLinkReset workaround
- (perhaps done by fixing reset logic?) reproduce/fix xpmmini-to-lcls2timing workaround
- (done, fixed with equalizer 0x3 setting) check/fix loopback fiber problem in production xpms in room 208
...
Overview
Content Tools