Page History
...
The PLL instrumentation gets assigned IP addresses , so that in order for the IOC can to interface with the PLL FPGA registers. See below for the IP addresses for assigned to the 11.5MHz and 476MHz PLLs.
...
Overview
Content Tools