Functionality | IO type | Quantity | Observations |
---|
Carrier to analog board | 1 | - Can we use smaller connectors since the number of data IOs per ASIC reduces from 24 to 10?
- How are we going to prevent ePixHRM carriers to be connected in to the 100kfps digital board and vice-versa?
- Options could be mechanical pins or change connector polarities
- Or via serial ID (needs to have a database) via soft locks
- Routes all power, data and control signals to/from the ASICs
|
Analog to digital board | 1 | External power supply | 1 | - Distributes the 24V from the power connector
- Routes data and control signals between the ASIC on the carrier and the FPGA on the digital board
|
External power supply | - Should be on the bottom board (digital) because a pigtail is connected to it that is attached to the outside shell
- If if was on the top board (analog) there's a risk of damaging the ASICs and their wirebonds on the carrier
|
Optical transceiver | - Same as for the power connector
- Place close to FPGA due to 25 Gbit/s signals
|