...
Requirement | ePixUHR | SparkPix-S | SparkPix-ED |
---|---|---|---|
frame rate | 100kfps | 1Mfps | 1Mfps |
Power supplies | 2.5V Analog 1.3V (AS/DS/IO) | 2.5V Analog 1.3V (AS/DS/IO) 0.6V (Current sink!) | 1.2V (AS/DS/IO) |
Power for each supply | ePixUHR - 35 kHz | SparkPix-S: supply/ground and power consumption | t.b.d. |
Number of GT IOs per ASIC | 8 (outputs) | 8 (outputs) 1 clock in | t.b.d |
Expected I/O speed | 5.25 Gb/s | 5.25 Gb/s | 10 Gb/s |
Total data bandwidth | 42 Gbit/s | 38 Gbit/s | |
ePixUHR 140k 2x2 Detector Specs | ePixUHR 1M 6x6 Detector Specs | SparkPix-S 2M 4x4 Detector Specs | XCVU160 (-C2104) VirtexUltrascale | KU15P (-A1760) Kintex Ultrascale+ | VU13P (-A2577) VirtexUltrascale+ | |
General IO (HD, HP) | 52 HD, 364 HP | 96 HD, 416 HP | 0 HD, 448 HP | |||
High Speed IO (GTH/GTY) | - ASIC data: 32 = 8 lanes * 4 ASIC - Spare outputs : 4 - PGP communication: 12 = 12* 160 Gbps/ 275Gbps (1 Amphenol Transceiver) Total: 48 High Speed IOs | - ASIC data: 288 = 8 lanes * 36 ASIC - Spare outputs : 0 - PGP communication: 72 = 12* 1.44 Tbps/ 275Gbps (6 Amphenol Transceivers) Total: 360 High Speed IOs | - ASIC data: 128 = 8 lanes * 16 ASIC - Spare outputs : 0 - PGP communication: 36* = 12* 640 Gbps/ 275Gbps (3 Amphenol Transceivers) Total: 164 High Speed IOs | 104 (52 GTH/52 GTY) | 76 (44 GTH/32 GTY) | 128 (0 GTH/128 GTY) |
Total Block RAM | 115.2 Mb | 34.6 Mb | 94.5 Mb | |||
UltraRam, HBM | None, None | 36 Mb, None | 360 Mb, None | |||
Transceiver Speed (GTH, GTY) | > 10 Gbps | > 10 Gbps | > 10 Gbps | GTH 16.3Gb/s GTY 30.5Gb/s Transceivers | GTH 16.3Gb/s GTY 32.75Gb/s Transceivers | GTY 32.75Gb/s Transceivers |
Size | The PCB width is (preferably) | 47.5x47.5 mm | 42.5 x 42.5 mm | 52.5 x 52.5 mm | ||
Cost | 40 k$ | 6-10 k$ | 60-110 k$ |
*This can probably become 24 and done with 2 transceivers modules if the throughput is lower.
...