





ADC_Card_Connector
SHEET 2



SparkPix-RT_ASIC
SHEET 3



BYPASS CAPACITORS
Placed near ASIC




ANL and SLAC Collaboration Drawn By: John Weizeorick		
Title SparkPix-RT Carrier Board		
Size B	Document Number <Doc>	Rev 1
Date: Tuesday, July 25, 2023	Sheet 1	of 5


High speed signals




SACI SIGNALS FROM ASIC




DIFFERENTIAL FROM ASIC




BIASES AND GAURD RINGS




DIFFERENTIAL READOUT CLOCKS TO ASICS





SACI SIGNALS TO ASIC




SINGLE ENDED TO ASICS





Serial Number




ANL and SLAC Collaboration Drawn By: John Weizewick		
Title SparkPix-RT Carrier Board		
Size B	Document Number <Doc>	Rev 1
Date: Tuesday, July 25, 2023	Sheet 2	of 5



ASIC




SHEET 4




Digital I/O signals




ADC signals



SHEET 5



ANU and SLAC Collaboration Drawn By: John Weizebeck		
Title SparkPix-RT Carrier Board		
Size B	Document Number <Doc>	Rev 1
Date: Tuesday, July 25, 2023	Sheet 3	of 5



Single Ended Signals: at 2.5V downshift done inside ASIC
 ASIC_SACI_CLK FPGA 2.5V
 ASIC_SACI_CMD FPGA 2.5V
 ASIC_SACH_RESP FPGA 2.5V
 ASIC_DM_2 Connected to Sugoi Linkup -> LED
 ASIC_SACI_SEL FPGA 2.5V
 ASIC_GR FPGA 2.5V
 ASIC_SR0 Maps to SPARE_HR P0 which is in Bank 64 Which is 2.5V
 ASIC_ACQ FPGA 2.5V
 ASIC_R0 FPGA 2.5V
 ASIC_INJ Maps to ASIC_SYNC which is Bank 13
 Using Vdd which is either 2.5V or 3.3V

G_DS = V1_2A = 1.2V
 G_AS = V1_2D = 1.2V
 AVDD = 2.5V
 DVDD = 2.5V

ANL and SLAC Collaboration Drawn by: John Weizebeck		
Title SparkPIX-RT Carrier Board		
Size B	Document Number <Doc>	Rev 1
Date: Tuesday, July 25, 2023	Sheet 4	of 5

