

Configuration Registers

BIT	Address																Address (cmd = 6 for Start Register cmd=1 for Stop Registers)					Address																			
	1	2	3MSB	3LSB	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26														
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26														
0	CompTH_DAC	0	Pulser	8	Pulser	0	DM1	0	Pulser_DAC	0	DM1en	VREF_DAC	0	TPS_tcomp	TPS_GR	0	PP_OCB_S2D	Preamp	0	S2D_tcomp	tc	0	TPS_tcDAC	S2D0_tcDAC	0	test_BE	S2D1_GR	0	S2D3_GR	0	S2D1_tcDAC	0	S2D2_tcDAC	0	S2D3_tcDAC	0					
1	CompTH_DAC	1	Pulser	9	Pulser	1	DM1	1	Pulser_DAC	1	DM2en	VREF_DAC	1	TPS_MUX	TPS_GR	1	OCB	Preamp	1	Filter_DAC	0	tc	1	TPS_tcDAC	S2D0_tcDAC	1	is_en	S2D1_GR	1	S2D3_GR	1	S2D1_tcDAC	1	S2D2_tcDAC	1	S2D3_tcDAC	1				
2	CompTH_DAC	2	Pbit		Pulser	2	DM1	2	Pulser_DAC	2	emph_bd	0	VREF_DAC	2	TPS_MUX	1	TPS_GR	2	OCB	1	Preamp	2	Filter_DAC	1	S2D	0	TPS_DAC	0	DelEXEC	S2D1_GR	2	S2D3_GR	2	S2D1_DAC	0	S2D2_DAC	0	S2D3_DAC	0		
3	CompTH_DAC	3	atest		Pulser	3	DM1	3	Monost_Pulser	0	emph_bd	1	VREF_DAC	3	TPS_MUX	2	TPS_GR	3	OCB	2	Pixel_CB	0	Filter_DAC	2	S2D	1	TPS_DAC	1	S2D0_DAC	1	DelCCKreg	S2D1_GR	3	S2D3_GR	3	S2D1_DAC	1	S2D2_DAC	1	S2D3_DAC	1
4	CompTH_DAC	4	test		Pulser	4	DM2	0	Monost_Pulser	1	emph_bd	2	VREF_DAC	4	TPS_MUX	3	S2D0_GR	0	Monost	0	Pixel_CB	1	Filter_DAC	3	S2D	2	TPS_DAC	2	S2D0_DAC	2	RO_rst_en	S2D2_GR	0	trbit	S2D1_DAC	2	S2D2_DAC	2	S2D3_DAC	2	
5	CompTH_DAC	5	Sab_test		Pulser	5	DM2	1	Monost_Pulser	2	emph_bc	0	VREF_DAC	5	RO_Monost	0	S2D0_GR	1	Monost	1	Pixel_CB	2	Filter_DAC	4	S2D_DAC_Bias	0	TPS_DAC	3	S2D0_DAC	3	SLVDSbit	S2D2_GR	1		S2D1_DAC	3	S2D2_DAC	3	S2D3_DAC	3	
6	CompEn	0	Hrtest		Pulser	6	DM2	2	CompEn	1	emph_bc	1	VrefLow	0	RO_Monost	1	S2D0_GR	2	Monost	2	Vld1_b	0	Filter_DAC	5	S2D_DAC_Bias	1	TPS_DAC	4	S2D0_DAC	4	FELmode	S2D2_GR	2		S2D1_DAC	4	S2D2_DAC	4	S2D3_DAC	4	
7	PulserSync		PulserR		Pulser	7	DM2	3	CompEn	2	emph_bc	2	VrefLow	1	RO_Monost	2	S2D0_GR	3	fastPP_enable	Vld1_b	1	testLVDTtransmitter	S2D_DAC_Bias	2	TPS_DAC	5	S2D0_DAC	5	CompEnOn	S2D2_GR	3		S2D1_DAC	5	S2D2_DAC	5	S2D3_DAC	5			

Default Value 42 0 16 3 0 22 97 51 183 68 67 108 88 89 0

Number of Bits	Dec Value	Bin Value	Function	Allocated?
2	0	00	BGR temperature Compensation Bits	TRUE
6	22	010110	TestPoint System Input Common Mode	TRUE
4	3	0011	TestPoint System Output Dynamic Range	TRUE
4	0	0000	TestPoint System Input Selector	TRUE
1	1	1	TestPoint System temperature Compensation On/Off	TRUE
2	0	00	TestPoint System temperature Compensation Gain	TRUE
3	3	011	Programmable Read Out Delay	TRUE
3	3	011	Output Driver Driving Capabilities and Stability	TRUE
6	22	010110	Output Driver Input Common Mode	FALSE
4	3	0011	Output Driver Output Dynamic Range	FALSE
2	1	01	Output Driver temperature Compensation Gain	FALSE
1	1	1	Output Driver temperature Compensation On/Off	TRUE
3	3	011	Output Driver Input Common Mode	TRUE
3	3	011	Test Pulser Current	TRUE
1	1	1	Balcony On/Off (1 is On)	TRUE
3	3	011	Balcony Driver Current	TRUE
3	3	011	Fast Power Pulsing Speed	TRUE
6	33	100001	Pixel Filter Level (Default 1V)	TRUE
6	22	010110	Baseline DAC (Default 1.65V)	TRUE
3	4	100	Preamplifier Current	TRUE
3	4	100	Pixel Output Buffer Current	TRUE
1	1	1	Fast Power Pulsing Enable	TRUE
6	42	101010	Comparator Threshold DAC	TRUE
2	1	01	Pixel Buffer Current	TRUE
2	0	00		FALSE
3	0	000	Comparator Enable Delay in FEL Mode Off	TRUE
10	0	0000000000	Test Pulser Level	TRUE
1	0	0	test mode	TRUE
1	0	0	Automatic test mode On/Off (0 is off)	TRUE
1	0	0	Pulser Counter Direction	TRUE
1	0	0	High Resolution Mode Test	TRUE
1	0	0	test mode with Dark Frame	TRUE
1	0	0	Interleaved ReadOut Enable	TRUE
3	0	000	Pulser vs Pixel ON delay	TRUE
4	0	0000	Digital Monitor Mux 1	TRUE
4	1	0001	Digital Monitor Mux 2	TRUE
1	0	0	EXEC Delay ENABLE	TRUE
1	0	0	CCKreg Delay ENABLE	TRUE
1	0	0	if 1 High Speed LVDS transmitter under test	TRUE
1	0	0	test BackEnd	Matrix TRUE
1	1	1	FEL mode vs Synchrotron Mode (ACQ and CompEnable Signal are modified)	Matrix TRUE
1	?	#VALUE!	Comparators enable mode On/Off	Matrix TRUE
1	?	#VALUE!	Transition bit	Matrix TRUE
1	0	0	Digital Monitor 1 Enable	PADS TRUE
1	0	0	Digital Monitor 2 Enable	PADS TRUE
3	0	000	emphasis bit delay	PADS TRUE
3	0	000	emphasis bit current	PADS TRUE
TOTAL Available	125	0		

Bit map: (from Angelo)

ga g

0 0 Auto range

0 1 Auto Range Test

1 0 low gain

1 1 high gain

Digital

Mux		Description
0	clk	clk
1	exec	exec
2	ro_rst	ro_rst
3	ack	
4	is_en	
5	ROWclk	
6	ADDR0	ADDR_buff0
7	ADDR1	ADDR_buff1
8	ADDR2	ADDR_buff2
9	ADDR3	ADDR_buff3
10	ADDR4	ADDR_buff4
11	CMD0	cmd_buff_0
12	CMD1	cmd_buff_1
13	CMD2	cmd_buff_2
14	CMD3	cmd_buff_3
15	config	

Digital

Mux		Description
0	clk	
1	exec	
2	ro_rst	
3	ack	
4	is_en	
5	PixelDummyDout	
6	DB0	
7	DB1	
8	DB2	
9	DB3	
10	DB4	
11	DB5	
12	DB6	
13	DB7	
14	ADDRmat	
15	config	

Analog

Mux		Description
0	in	ok ???
1	fin	ok ???
2	fo	ok ???
3	abus	ok ???
4	cso3	ok ???
5	bgr_2V	ok <i>bgr voltage (should be equal to 2V)</i>
6	bgr_2vd	ok <i>bgr variable voltage</i>
7	vx_comp	ok <i>Output Driver DAC Reference (the temperature variation on this will decide the temperature compensation bits)</i>
8	vcml	ok <i>Output Driver Reference</i>
9	Pix_Vref	ok <i>Baseline Control Voltage to the Pixel</i>
10	VtestBE	ok <i>BE Calibration Voltage</i>
11	Pix_Vctrl	ok <i>Filter Voltage</i>
12	testline	ok <i>Pulser Output</i>
13	PTAT	
14	Vguard	
15		