### ALL PROGRAMMABLE





# KCU105 GTH IBERT Design Creation

XTP346

October 2017

### **Revision History**

Date	Version	Description
10/09/17	12.0	Updated for 2017.3.
06/20/17	11.0	Updated for 2017.2.
04/19/17	10.0	Updated for 2017.1.
12/19/16	9.0	Updated for 2016.4.
10/13/16	8.0	Updated for 2016.3.
06/08/16	7.0	Updated for 2016.2.
04/13/16	6.0	Updated for 2016.1
11/24/15	5.0	Updated for 2015.4.
10/06/15	4.0	Updated for 2015.3.
06/30/15	3.0	Updated for 2015.2.
04/30/15	2.0	Updated for 2015.1.
03/06/15	1.0	Initial version. Added AR63771.

© Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.



### **KCU105 IBERT Overview**

- > Xilinx KCU105 Board
- KCU105 Software Install and Board Setup
- Setup for the KCU105 IBERT Design
- IBERT Testing
  - FMC HPC (Bank 227 & 228)
  - FMC LPC (Bank 226)
  - SFP (Bank 226)
  - PCIe (Bank 224 & 225)
- Create IBERT Design for All Banks
  - Testing All Banks with Optional User Provided Hardware
- > References



## **KCU105 IBERT Overview**

### Description

- The LogiCORE Integrated Bit Error Ratio (IBERT) core is used to create a pattern generation and verification design to exercise the UltraScale Kintex GTH transceivers. A graphical user interface is provided through the Vivado Hardware Manager.
- > Reference Design IP
  - LogiCORE UltraScale IBERT GTH Example Designs



### Xilinx KCU105 Board



Note: Presentation applies to the KCU105

### KCU105 Software Install and Board Setup

- Refer to XTP352 KCU105 Software Install and Board Setup for details on:
  - Software Requirements
  - KCU105 Board Setup
  - Clock Setup
  - Optional Hardware Setup





**Note:** The Clock Setup is required for this tutorial



# Setup for the KCU105 IBERT Design

### Setup for the KCU105 IBERT Design

Open the RDF0312 - KCU105 GTH IBERT Design Files (2017.3 C) ZIP file, and extract these files to your C:\ drive:

– kcu105\_ibert\ready\_for\_download\\*



# Setup for the KCU105 IBERT Design

### > Set SW15 to 000001 (1 = on, Position 1 $\rightarrow$ Position 6)

This enables JTAG configuration



Note: Presentation applies to the KCU105

As noted in the Setup Guide, XTP352, attach the FMC XM107 board to the FMC HPC connector



Note: Presentation applies to the KCU105

#### > Open a Vivado Tcl Shell:

# Start $\rightarrow$ All Programs $\rightarrow$ Xilinx Design Tools $\rightarrow$ Vivado 2017.3 $\rightarrow$ Vivado 2017.3 Tcl Shell





#### > In a Vivado Tcl Shell type:

#### cd C:/kcu105\_ibert/ready\_for\_download source ibert\_fmc\_hpc.tcl





> If needed, set Vivado GUI layout to Serial I/O Analyzer



#### > FMC HPC line rate is 16.3 Gbps

> Close Vivado GUI after finished viewing

🍌 Vivado 2017.3										- 🗆 🗙
File Edit Tools Wi	ndow Layout	View Help	Q- Quic	k Access						
	×¢	<u>1</u>	Dashboa	ird 🔻				💾 Defa	ult Layo	ut 🗸
HARDWARE MANAGER - local	host/xilinx_tcf/Dig	gilent/210308956	047							? ×
Tcl Console Messages	Serial I/O Links	s × Serial I/(	O Scans							2 _ 8 6
Q ¥ ≑ +										
Name	ΤХ	RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern		RX Pattern
Ungrouped Links (0)										
Section 2018 Section 2018							Reset	PRBS 31-bit	~	PRBS 31-bit
% Link 0	MGT_X0Y12/TX	MGT_X0Y12/RX	16.300 Gbps	3.748E12	0E0	2.668E-13	Reset	PRBS 31-bit	~	PRBS 31-bit
% Link 1	MGT_X0Y13/TX	MGT_X0Y13/RX	16.278 Gbps	3.748E12	0E0	2.668E-13	Reset	PRBS 31-bit	~	PRBS 31-bit
% Link 2	MGT_X0Y14/TX	MGT_X0Y14/RX	16.300 Gbps	3.748E12	0E0	2.668E-13	Reset	PRBS 31-bit	~	PRBS 31-bit
% Link 3	MGT_X0Y15/TX	MGT_X0Y15/RX	16.269 Gbps	3.748E12	0E0	2.668E-13	Reset	PRBS 31-bit	~	PRBS 31-bit
% Link 4	MGT_X0Y16/TX	MGT_X0Y16/RX	16.300 Gbps	3.748E12	0E0	2.668E-13	Reset	PRBS 31-bit	~	PRBS 31-bit
% Link 5	MGT_X0Y17/TX	MGT_X0Y17/RX	16.300 Gbps	3.748E12	0E0	2.668E-13	Reset	PRBS 31-bit	~	PRBS 31-bit
% Link 6	MGT_X0Y18/TX	MGT_X0Y18/RX	16.321 Gbps	3.748E12	0E0	2.668E-13	Reset	PRBS 31-bit	~	PRBS 31-bit
% Link 7	MGT_X0Y19/TX	MGT_X0Y19/RX	16.300 Gbps	3.748E12	0E0	2.668E-13	Reset	PRBS 31-bit	~	PRBS 31-bit
<										>

Note: User Si570 should be set to 163 MHz as per XTP352

#### Move the FMC XM107 board to the FMC LPC connector





#### > In a Vivado Tcl Shell type:

#### cd C:/kcu105\_ibert/ready\_for\_download source ibert\_fmc\_lpc.tcl



### > FMC LPC line rate is 10.3125 Gbps

### Close Vivado GUI after finished viewing

🍌 Vivado 2017.3						U				- 🗆 🗙
<u>F</u> ile <u>E</u> dit <u>T</u> ools <u>W</u> i	ndow La <u>v</u> o	ut <u>V</u> iew <u>H</u>	lelp Q- C	uick Access						
	i × ¢	<u>1</u> 11	X Dash	board 👻					😬 Default Lay	out 🗸
HARDWARE MANAGER - local	lhost/xilinx_tcf/[	Digilent/210308	956047							? ×
Tcl Console Messages	Serial I/O Li	nks × Seria	al I/O Scans							2 _ 6 6
Q ≚ ≑ +										
Name	TX	RX	Status	Bits	Errors	BER	BERT Reset	TX Patte	rn	RX Pattern
Ungrouped Links (0)										
✓ S FMC LPC (1)							Reset	PRBS 31	1-bit 🗸	PRBS 31-bit
S LINK 0	MG1_X0Y8/1X	MGT_X0Y8/RX	10.308 Gbps	1.218E12	0E0	8.21E-13	Reset	PRBS 31	1-DIT V	PRBS 31-bit
<										>

As noted in the Setup Guide, XTP352, The Optical modules and Fiber optic cable should be attached for this test



#### > In the Vivado Tcl Shell type:

#### cd C:/kcu105\_ibert/ready\_for\_download source ibert\_sfp.tcl





#### > SFP line rate is 10.3125 Gbps

#### Close Vivado GUI after finished viewing

🍌 Vivado 2017.3						0				- 🗆 🗙
<u>F</u> ile <u>E</u> dit <u>T</u> ools <u>W</u> in	ndow La <u>v</u> out	<u>V</u> iew <u>H</u> el	p Q- Qui	ick Access						
	ו	2 10 ×	Dashbo	oard 👻					)efault Layou	t ~
HARDWARE MANAGER - local	host/xilinx_tcf/Di	gilent/21030895	6047							? ×
Tcl Console Messages	Serial I/O Link	s × Serial I	/O Scans							?_0'
Q   ¥   ≑   +										
Name	ТΧ	RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern		RX Pattern
Ungrouped Links (0)										
SFP (2)							Reset	PRBS 31-b	oit 🗸	PRBS 31-bit
🗞 Link 0	MGT_X0Y9/TX	MGT_X0Y9/RX	10.313 Gbps	4.067E12	0E0	2.459E-13	Reset	PRBS 31-b	oit 🗸	PRBS 31-bit
S Link 1	MGT_X0Y10/TX	MGT_X0Y10/RX	10.313 Gbps	4.067E12	0E0	2.459E-13	Reset	PRBS 31-b	oit 🗸	PRBS 31-bit
< 🤇				)						>

Note: Presentation applies to the KCU105

# Testing PCIe IBERT

# **Testing PCIe IBERT**

#### > In a Vivado Tcl Shell type:

### cd C:/kcu105\_ibert/ready\_for\_download

source ibert\_pcie.tcl





# **Testing PCIe IBERT**

- > PCIe line rate is 8 Gbps
- > Close Vivado GUI after finished viewing

🍌 Vivado 2017.3										_ 🗆 🛛
<u>F</u> ile <u>E</u> dit <u>T</u> ools <u>V</u>	Vindow Layo	ut <u>V</u> iew <u>I</u>	Help Q- (	Quick Access						
	n   ×   ø	<u>%</u>	🗶 Dasl	hboard 👻					😬 Default La	ayout 🗸
HARDWARE MANAGER - loc	alhost/xilinx_tcf/[	Digilent/210308	956047							? ×
Tcl Console Messages	Serial I/O Li	nks × Seri	al I/O Scans							?_06
Q ₹ ≑ +										
Name	ТХ	RX	Status	Bits	Errors	BER	BERT Reset	TX Patterr	1	RX Pattern
Ungrouped Links (0)	)									
Section 4 - Sec							Reset	PRBS 31-	bit 🗸	PRBS 31-bit
% Link 0	MGT_X0Y0/TX	MGT_X0Y0/RX	8.000 Gbps	1.156E12	0E0	8.652E-13	Reset	PRBS 31-	bit 🗸 🗸	PRBS 31-bit
% Link 1	MGT_X0Y1/TX	MGT_X0Y1/RX	8.004 Gbps	1.156E12	0E0	8.652E-13	Reset	PRBS 31-	bit 🗸 🗸	PRBS 31-bit
% Link 2	MGT_X0Y2/TX	MGT_X0Y2/RX	8.003 Gbps	1.156E12	0E0	8.652E-13	Reset	PRBS 31-	bit 🗸 🗸	PRBS 31-bit
% Link 3	MGT_X0Y3/TX	MGT_X0Y3/RX	8.000 Gbps	1.156E12	0E0	8.651E-13	Reset	PRBS 31-	bit 🗸 🗸	PRBS 31-bit
% Link 4	MGT_X0Y4/TX	MGT_X0Y4/RX	8.000 Gbps	1.156E12	0E0	8.651E-13	Reset	PRBS 31-	bit 🗸 🗸	PRBS 31-bit
% Link 5	MGT_X0Y5/TX	MGT_X0Y5/RX	8.000 Gbps	1.156E12	0E0	8.651E-13	Reset	PRBS 31-	bit 🗸 🗸	PRBS 31-bit
% Link 6	MGT_X0Y6/TX	MGT_X0Y6/RX	8.003 Gbps	1.156E12	0E0	8.651E-13	Reset	PRBS 31-	bit 🗸 🗸	PRBS 31-bit
% Link 7	MGT_X0Y7/TX	MGT_X0Y7/RX	8.000 Gbps	1.156E12	0E0	8.651E-13	Reset	PRBS 31-	bit 🗸 🗸	PRBS 31-bit
										>

**Note:** Presentation applies to the KCU105

### > Open Vivado

Start  $\rightarrow$  All Programs  $\rightarrow$  Xilinx Design Tools  $\rightarrow$  Vivado 2017.3  $\rightarrow$  Vivado

#### > Select Create Project



New Project Wizard will guide you through the process of selecting design sources and a target device for a new project.

Note: Presentation applies to the KCU105

### > Click Next



### Set the Project name and location to ibert\_bank\_all and C:/kcu105\_ibert; check Create project subdirectory

New Project						×
Project Name Enter a name for yo	our project and specify a direc	ctory where the project	data files will be	stored.		
<u>P</u> roject name:	ibert_bank_all					$\otimes$
Project location:	C:/kcu105_ibert					
Project will be cr	ct subdirectory eated at: C:/kcu105_ibert/iber	rt_bank_all				
?		[	< <u>B</u> ack	<u>N</u> ext >	Einish	Cancel

**Note:** Vivado generally requires forward slashes in paths

#### > Select RTL Project

- Select Do not specify sources at this time

💄 New I	Project
<b>Proje</b> Specif	ct Type y the type of project to create.
۲	<u>R</u> TL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
	✓ Do not specify sources at this time
0	Post-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.
	Do not specify sources at this time
0	I/O Planning Project Do not specify design sources. You will be able to view part/package resources.
0	Imported Project Create a Vivado project from a Synplify, XST or ISE Project File.
0	E <u>x</u> ample Project Create a new Vivado project from a predefined template.
?	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel

#### Note: Presentation applies to the KCU105

### > Under Boards, select the KCU105 Evaluation Platform

efault Part					)	
100se a default Xilinx p	part or board for your project. This can	be change	ed later.			2
Select: 👜 Parts	Boards					
<ul> <li>Filter/ Preview</li> </ul>				and the function of the second	10-7 10. 107,- 10.	
Ve <u>n</u> dor:	All	~	LB-MA Constan			
_			Los Son mai/115		EF LEF	
Display <u>N</u> ame:	All		Res 26 20194 B. H 12: 50: 000 Million for the of Riseman			
Board Re <u>v</u> :	Latest	~	NUCLEAR CORNEL INTERNAL CORNEL POINT CORPORE			
	Deset All Filters		1	Tible also Bakala ak	Justices Restourcement and the	
	Reset All Filters			Hered B 40 . 4 . 4 . 4 . 4 . 4 . 4 . 4 . 4 . 4	HallCharman	
Search: Q.	~	]				
Display Name			Vendor	Board Rev	Part	
Kintex-7 KC705 E	Evaluation Platform		xilinx.com	1.1	xc7k325tffg900-2	
📓 Kintex-UltraScale	KCU105 Evaluation Platform		xilinx.com	1.0	@ xcku040-ffva1156-2-e	
Kintex UltraScale	+ KCU116 Evaluation Platform		xilinx com	10	xcku5p-ffvb676-2-e	
						<u></u>
Board Connectors		Та	rget Connections			I,

### > Click Finish



### > Click on IP Catalog

🍌 ibert_bank_all - [C:/kcu105_ibert/ibert_ba	nk_all/ibert_bank_all.xpr] - Vivado 201	7.3						×
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indo	w La <u>v</u> out <u>V</u> iew <u>H</u> elp	<b>X</b> → Quick Access					Ready	y
	↓ <b>⊞ ✿ Σ ≤ ∅</b> )	¢				😬 Default L	ayout.	~
Flow Navigator 🗧 🖨 📍 💻	PROJECT MANAGER - ibert_bank_	all					1	? ×
✓ PROJECT MANAGER	Sources	? _ 🗆	ЦКХ	Project	t Summar	у	? 🗆 🖸	i ×
Settings Add Sources	Q   ¥   ♦   +   2   0	0	<b>¢</b>	Settin	igs Edi	t		î
Language Templates P IP Catalog	Hierarchy Libraries Com	bile Order	· · · · · ·	Proje Proje	ct name: ct locatior	ibert n: C:/ko	_bank_all xu105_ibert/ib	pert
IP INTEGRATOR     Create Black Decign	Properties	? _ □	• •	Prodi Proje	uct family: ct part:	Kinte Kinte	ex-UltraScale	кс
Open Block Design	Select an objec	t to see properties		< Contract of the test of the test of	nodule na	ime: Not	defined	>
Generate Block Design	Tcl Console Messages Lo	g Reports Design Ru	ins ×				? _ 🗆	Ľ
✓ SIMULATION Run Simulation	Q     ★     ♦     I     ≪       Name     Constraints       ~ ▷ synth_1     constrs_1	Status WNS TN Not started	VS WHS	THS	TPWS	Total Power	Failed Route	es
✓ RTL ANALYSIS	I Impi_1 constrs_1	NOT STARTED						
> Open Elaborated Design	<							>
Browse, customize, and generate cores								

Note: Presentation applies to the KCU105

> Select IBERT UltraScale GTH, v1.3 under Debug & Verification

🔈 ibert_bank_all - [C:/kcu105_ibert/ibert_ba	nk_all/	ibert_bank_all.xpr] -	Vivado 2017.	3					×
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow	w l	_ayout <u>V</u> iew	Help	• Quick Access	3			Ready	
🕒 🔸 🔶 🖬 🐘 🗙 🕨		Φ Σ 2	0 11 📈				😬 Default Layout	t	~
Flow Navigator 🗧 🚔 😤 🔔	PRO	DJECT MANAGER -	ibert_bank_a	Ш				?	×
✓ PROJECT MANAGER		Project Summar	v × IP Ca	atalog ×				2 8	ES .
Settings	sources	Cores   Interfa	ices	,,,,,,,, .					_
Add Sources Language Templates		<b>₹</b>   <b>\$</b>   <b>\$</b>	-4	2	0 Q.				٥
👎 IP Catalog	erties	Name	9 Varification		^	1 AXI4	Status	License	^
	Prop	<ul> <li>Debug</li> <li>Debug</li> <li>Debug</li> </ul>	ug						
V IP INTEGRATOR	≞	₽ D	ebug Bridge				Production	Included	i
Create Block Design			ERT Ultrasca	le GTH			Production	Included	
Open Block Design			A (Integrated I	Logic Analyzer	)	AXI4, AXI4-Stream	Production	Included	L
Generate Block Design		₩ In <	System IBER	श्म			Production	Included	- ~ >
✓ SIMULATION		Details							
Run Simulation		Name: I	BERT Ultrasca	ale GTH					^
✓ RTL ANALYSIS		Version: 1	.3 (Rev. 8)		ara ia quotomizable.	and decigned for evolu	oting and monitorin		~
> Open Elaborated Design		Tcl Console N	lessages	Log	Reports D	esign Runs			
IP: IBERT Liltrascale GTH	1	1 1	-	_	1 .	-			

Note: Presentation applies to the KCU105

> Right click on IBERT UltraScale GTH and select Customize IP...

🍌 ibert_bank_all - [C:/kcu105_ibert/ibert_ban	ık_all/i	ibert_bank_all.xpr] - Vivado 2017.3				- 🗆 🛛 🗙
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow	v L	Layout View Help Q- Quick Access				Ready
🕒 🔸 🗠 🖬 🐘 🗙 🕨	<b>1</b> 0	🌣 \Sigma 🖄 🖉			😬 Default Layout	~
Flow Navigator 🗧 🚔 🐥 🔔	PRC	DJECT MANAGER - ibert_bank_all				? ×
✓ PROJECT MANAGER		Project Summary × IP Catalog ×				202
🔅 Settings	urce:	Cores Interfaces				
Add Sources	ŝ					
Language Templates		X   ↓    I ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓   ↓	Q			۰
	ties	Name	A1	AXI4	Status	License
	Inde	👻 🚍 Debug & Verification				^
	E E	✓				
	<u> </u>	👎 Debug Bridge			Production	Included
Create Block Design		👎 IBERT Ultrascale GTH			Production	Included
Open Block Design		₽ ILA (Integrated Logic Analyzer)		Properties	Ctrl+E	ncluded
Ore costs Dia de Danier		P In System IBERT		IP Settings		ncluded ~
Generate Block Design		<		Add Repository		
✓ SIMULATION		Details		Refresh All Repos	sitories	
Run Simulation		Name: IBERT Ultrascale GTH	1	Customize IP		^
V RTL ANALYSIS		Version: 1.3 (Rev. 8)	austamizable	License Status		~
> Open Elaborated Design 🗸		Tcl Console Messages Log R	eports 🧧	Compatible <u>F</u> amil	lies	
Customize the selected core				Compatible Simu	lators	
						2

XILINX > ALL PROGRAMMABLE.

- > Set the Component name: ibert\_bank\_all
- > Under the Protocol Definition tab
  - Select 3 Protocols

À Customize IP								
IBERT Ultrascale GTH (1	.3)							4
<ol> <li>Documentation</li></ol>	tion C Switch to Defaul	ts						
Show disabled ports	Component Name ibe	ert_bank_all						۲
	Protocol Definition	Advanced Settings	Pro	tocol Selection Cloc	k Se	ttings Summary		
	'quads available for th	is device is 5						3 🗸
	LineRate(Gbps)	DataWidth		Refclk(MHz)		Quad Count	PLL	1
	5	3 40	~	100	•	1 *	QPLL	.(2
	5	40	Ŧ	100	•	1 -	QPLL	<u>(</u> 3
	5	40	Ŧ	100	Ŧ	1 *	QPLL	.0 👻
1	<							

#### > Under the Protocol Definition tab

- Protocol Custom 1: LineRate: 8.0, Refclk: 100 Quad Count: 2
- Protocol Custom 2: LineRate: 10.3125, Refclk: 156.25 Quad Count: 1
- Protocol Custom 3: LineRate: 16.3, Refclk: 163 Quad Count: 2

Sustomize IP									
IBERT Ultrascale GTH (	1.3)								4
🚺 Documentation 🛛 📄 IP Loo	cation C Switch to Defaul	Its							
Show disabled ports	Component Name ibe	ert_bank_all							8
	Protocol DefinitionAdvanced SettingsProtocol SelectionClock SettingsSummaryThe maximum number of quads available for this device is 5								
	Protocol Definition The maximum numb	Advanced Settings ber of quads available	Proto for this	ocol Selection device is 5	Clock Se	ettings Summa	ary		
	Protocol Definition The maximum numb Number of Protocols Protocol	Advanced Settings ber of quads available LineRate(Gbps	e for this	device is 5	Clock Se	ettings Summa	агу	Quad Count	
	Protocol Definition The maximum numb Number of Protocols Protocol Custom 1	Advanced Settings ber of quads available LineRate(Gbps * 8.0	Proto e for this e)	device is 5 DataWidth 40	Clock Se	ettings Summa Refclk(MHz) 100	ary	Quad Count 2	
	Protocol Definition The maximum numb Number of Protocols Protocol Custom 1 Custom 2	Advanced Settings ber of quads available LineRate(Gbps * 8.0 * 10.3125	Proto e for this s) &	DataWidth 40 40	Clock Se	Refclk(MHz) 100 156.25	ary	Quad Count 2 1	

- > Under the Protocol Selection tab
- > Set QUAD\_224 and QUAD\_225 to
  - Custom 1 / 8.0 Gbps, and MGTREFCLK0 225

👃 Customize IP				
IBERT Ultrascale GTH	(1.3)			4
🚺 Documentation 🛛 🖨 IP L	ocation C Switch to Defaults			
Show disabled ports	Component Name ibert_ban	ik_all		8
			1	
-	Protocol Definition Advar	nced Settings Protocol Selection Cl	ock Settings Summary	
	Protocol Definition Advan	nced Settings Protocol Selection Cl	ock Settings Summary	^
	GTH Location QUAD 224	nced Settings Protocol Selection Classical Cla	Refclk Selection	· · · · · · · · · · · · · · · · · · ·
	Protocol Definition     Advantage       GTH Location     QUAD_224       QUAD_225	nced Settings Protocol Selection Classical Cla	Refclk Selection <ul> <li>MGTREFCLK0 225         <ul> <li>MGTREFCLK0 225</li> </ul> </li> </ul>	• • • • • • • • • • • • • • • • • • •
	Protocol Definition     Advantage       GTH Location     QUAD_224       QUAD_225     QUAD_226	Protocol Selection       Clinical C	Refclk Selection <ul> <li>MGTREFCLK0 225</li> <li>MGTREFCLK0 225</li> <li>None</li> <li>None</li> </ul>	×
	Protocol Definition     Advantage       GTH Location     QUAD_224       QUAD_225     QUAD_226       QUAD_227     QUAD_227	Protocol Selection     Clinical       Protocol Selected     Custom 1 / 8.0 Gbps       Custom 1 / 8.0 Gbps     None       None     None	Refclk Selection <ul> <li>MGTREFCLK0 225</li> <li>MGTREFCLK0 225</li> <li>None</li> <li>None</li> <li>None</li> </ul> <li>None</li>	×

### > Set QUAD\_226 to

- Custom 2 / 10.3125 Gbps, and MGTREFCLK1 227
- > Set QUAD\_227 and QUAD\_228 to
  - Custom 3 / 16.3 Gbps, and MGTREFCLK0 227

🔥 Customize IP				
IBERT Ultrascale GTH (1	.3)			4
🚺 Documentation 🛛 📄 IP Loca	ation C Switch to Defaults			
Show disabled ports	Component Name ibert_bank_all Protocol Definition Advanced Set	tings Protocol Selection Cloc	ck Settings Summary	~
	GTH Location	Drotocol Selected		
		Protocol Selected	Refcik Selection	
	QUAD_224	Custom 1 / 8.0 Gbps	MGTREFCLK0 225	•
	QUAD_224 QUAD_225	Custom 1 / 8.0 Gbps Custom 1 / 8.0 Gbps	MGTREFCLK0 225     MGTREFCLK0 225	• •
	QUAD_224 QUAD_225 QUAD_226	Custom 1 / 8.0 Gbps Custom 1 / 8.0 Gbps Custom 2 / 10.3125 Gbps	MGTREFCLK0 225     MGTREFCLK0 225     MGTREFCLK1 227	• •
	QUAD_224 QUAD_225 QUAD_226 QUAD_227	Custom 1 / 8.0 Gbps Custom 1 / 8.0 Gbps Custom 2 / 10.3125 Gbps Custom 3 / 16.3 Gbps	MGTREFCLK0 225     MGTREFCLK0 225     MGTREFCLK1 227     MGTREFCLK0 227	• • •

#### > Under the Clock Settings tab, set the System Clock:

- DIFF SSTL12, P Package Pin: AK17, Frequency: 300
- Deselect Enable DIFF Term

👃 Customize IP									
IBERT Ultrascale GTH (	1.3)								4
1 Documentation 📄 IP Loc	cation C Switch to Defaul	ts							
Show disabled ports	Component Name ibe	ert_bank_all							$\otimes$
	Protocol Definition	Advanced Settings	Pro	tocol Selection	Clock Se	ttings	Summary		
	Add RXOUTCLK	Probes							î
	Clock Type	Source		I/0 Standard		P Pack	age Pin	Frequency(MHz)	
	System Clock	External	*	DIFF SSTL12	*	AK17	8	300	$\otimes$
	System Clock Term	ination Settings F Term		·		<u></u>			_

#### > Review the summary and click **OK**

Customize IP	1.3)	×
1 Documentation 📄 IP Loc	ation C Switch to Defaults	
Show disabled ports	Component Name ibert_bank_all	8
	Protocol Definition Advanced Settings Protocol Selection Clock Settings Summary IBERT Design Summary	
	Number of Protocols 3	
3	System Clock Source External (P Pin : AK17)	
	System Clock Frequency 300	
	RefClk Sources 3	

$\sim$	1.4
	IK
_	

#### > Click Generate



Note: This step will take about 10 minutes



### > The Generated IBERT IP appears in Design Sources

- Wait until checkmark appears on ibert\_bank\_all\_synth\_1

🔈 ibert_bank_all - [C:/kcu105_ibert/ibert_ban	k_all/ibert_bank_all.xpr] - Vivado 2017.3	l l	_ 🗆 🗙
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow	Layout <u>V</u> iew <u>H</u> elp <u>Q</u> -	Quick Access	Ready
🕒 🔸 🔺 🖬 🖿 🗙 🕨	tu 🌣 ∑ 🕷 🕅 🎘		💾 Default Layout 🛛 🗸
Flow Navigator 🗧 🚔 😤 🔔	PROJECT MANAGER - ibert_bank_all		? ×
✓ PROJECT MANAGER	Sources	?_□Ľ× mary	× IP Catalog × ↔ E ? □ Ľ
🔅 Settings	Q   ¥   ♠   +   ?   ●	0 🏠 Cores	Interfaces
Add Sources	✓		
Language Templates	Hierarchy IP Sources Librar	ies Compile Order	
👎 IP Catalog		Name	Debug & Verification
	Synthesis Run Properties	? _ 🗆 🖾 🗙 🧹	>>
	ibert_bank_all_synth_1	🗢 🔿 🌣 Detai	ls
Create Block Design	General Properties Options	Log Reports N < ► = Sele	ect an IP or Interface or Repository to details
Open Block Design	Tal Garage Manager Lag	Desire Desire Desire	
Generate Block Design	I CI Console   Messages   Log	Reports Design Runs ×	2 - 0 6
	Q   素   ♦   I4   ≪   ►	» + %	
	Name	Constraints Status	WNS TNS WHS THS TPWS
Run Simulation	⊳ impl_1	constrs_1 Not started	^
✓ RTL ANALYSIS	Out-of-Context Module Runs	ibed back all such desire Constitute	
> Open Elaborated Design 🗸	<pre>v ibert_bank_all_synth_1 </pre>	iben_bank_all_syntn_design.Complete!	→ ×

#### **Note:** Presentation applies to the KCU105

> Right click on ibert\_bank\_all and select Open IP Example Design...

🍌 ibert_bank_all - [C:/kcu105_ibert/ibert_ban	ık_all/ibert_bank_all.xpr] - Vivado 2017.3					×			
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indov	v Layout View Help Qr Quick Acces	ss			Rea	ady			
	👫 💠 ∑ 🚿 🖉 🕅			😬 Defa	ault Layout	~			
Flow Navigator     #     ?     PROJECT MANAGER - ibert_bank_all       ? ×									
✓ PROJECT MANAGER	Sources				? _ 0	с×			
🔅 Settings	Q		Source Node Properties	Ctrl+E		ø			
Add Sources	✓		Enable Core Container						
Language Templates	> 🖓 🛛 ibert_bank_all (ibert_bank_all.xci)	۶	Re-customize IP						
₽ IP Catalog	Constraints     Simulation Sources (1)		Generate Output Products						
	> 🖻 sim_1 (1)		Reset Output Products						
Grada Black Dasian			Upgrade IP						
			Copy IP						
Open Block Design			Open IP Example Design						
Generate Block Design			IP Documentation	Þ					
			Replace File						
Run Simulation			Copy File Into Project						
			Copy All Files Into Project	Alt+I					
✓ RTL ANALYSIS		×	Remove File from Project	Delete					
$>$ Open Elaborated Design $\sim$	Hierarchy IP Sources Libraries Cor		Enable File	Alt+Equals					
Open Example			Disable File	Alt+Minus					
Note: Presentation applie	es to the KCU105		🛿 XILINX 🕨	ALL PRO	GRAMMA	BLE			

> Set the location to C:/kcu105\_ibert/ibert\_bank\_all and click OK

🖕 ibert_bank_all - [C:/kcu105_ibert/ibert_bank_all/ibert_bank_all.xpr] - Vivado 2017.3	- 🗆 🗡
<u>File Edit Flow Tools Window Layout View H</u> elp <u>Qr Quick Access</u>	Ready
	😬 Default Layout 🛛 🗸 🗸
Flow Navigator 🗧 🌻 🍨 🔤 PROJECT MANAGER - ibert_bank_all	? ×
V PROJECT MANAGER	? _ @ Ľ X
Settings 🔑 Open IP Example Design	*
Add Sources Specify a location where the example project directory 'ibert_bank_all_ex' will be placed.	¥
Language Templates	
IP Catalog	
Location	
✓ IP INTEGRATOR Example project directory: C:/kcu105_ibert/ibert_bank_all ⊗	
Create Block Design	
Open Block Design	
Generate Block Design OK Cancel	
✓ SIMULATION	
Run Simulation	
✓ RTL ANALYSIS	
> Open Elaborated Design	
Open Example	

**EXILINX >** ALL PROGRAMMABLE.

### > A new project is created

### > Click Generate Bitstream

ibert_bank_all_ex - [c:/kcu105_ibert/ibert_bisec	ank_all/ibert_bank_all_ex/ibert_bank_all_ex.xpr] - Vivado 2017.3	_ 🗆 🗡
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow	Layout View Help Q- Quick Access	Ready
		😬 Default Layout 🛛 🗸 🗸
Flow Navigator 🛛 😤 🌻 _	PROJECT MANAGER - ibert_bank_all_ex	? ×
Run Simulation	Sources	? _ & Ľ X
✓ RTL ANALYSIS		٥
> Open Elaborated Design	<ul> <li>Design Sources (4)</li> <li>@4 example_ibert_bank_all (example_ibert_bank_all.v) (1)</li> <li>Text (2)</li> </ul>	
V SYNTHESIS	Constraints (2)	
Run Synthesis	> 🖨 Simulation Sources (1)	
> Open Synthesized Design		
✓ IMPLEMENTATION		
Run Implementation		
> Open Implemented Design		
✓ PROGRAM AND DEBUG		
Generate Bitstream		
> Open Hardware Manager	Hierarchy IP Sources Libraries Compile Order	

Generate a programming file after implementation

Note: The original project window can be closed

# Open and view the Implemented Design Click Open Hardware Manager

≽ ibert_bank_all_ex - [c:/kcu105_ibert/ibert_b	oank_a	ll/ibert_bank_all	_ex/ibert_ban	k_all_ex.xpr] - Vivad	o 2017.3			-	×
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow	v L	.a <u>v</u> out <u>V</u> iew	<u>H</u> elp	Q+ Quick Access			wri	te_bitstream Com	nplete 🗸
			5 B	Δ 🗢 Σ	<u>16</u> II 18			Default Layout	~
Flow Navigator 😤 🖨 ? _	IMPI	LEMENTED DES	IGN - xcku040	D-ffva1156-2-e (acti	ve)				? ×
Edit Timing Constraints	Sources	Project Summ	nary × D D.   Q.   5	evice ×	¥I   P₀   □,	с,			2 6 ? \$
Report Clock Networks Report Clock Interaction	etlist								
Report Methodology	Ne				X0Y4 X1Y4 💑				
Report Noise	roperties				<u>xoy3 x1y3</u> <b>x</b> z				
Report Utilization	<u> </u>				<u>X0Y2 X1Y2</u>				
🔀 Schematic									
✓ PROGRAM AND DEBUG In the second									
Open Hardware Manager	2005	Tcl Console	Messages	Log	Reports	Design Runs	Power	DRC	Methodol

Note: Presentation applies to the KCU105

# Testing All Banks with Optional User Provided Hardware

### Hardware Setup with User Provided Hardware

#### > Attach a second XM107 to the LPC connector

Additional XM107 boards available through <u>Whizz Systems</u>





### Hardware Setup with User Provided Hardware

### > Two SMA Cables

- www.rosenbergerna.com
- Part number: 72D-32S1-32S1-00610A

#### > Optional: SMA Quick connects

- RADIALL
- Part number: R125791501
- Available <u>here</u> or <u>here</u>







### Hardware Setup

- > Hook up the SMA cables as shown
- > IBERT Test:
  - J29 to J31 (White)
  - J28 to J30 (Black)



### > Click Open target and select Auto Connect

À ibert_bank_all_ex - [c:/kcu105_ibert/ibert_b	ank_all/ibert_bank_all_ex/ibert_bank_	_all_ex.xpr] - Vivado 2017.3	_ 🗆 🗙
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow	v La <u>v</u> out <u>V</u> iew <u>H</u> elp	X- Quick Access	write_bitstream Complete 🛛 🗸
	👫 🔅 ∑ 🕺 🖉 🕽	Cashboard	😬 Serial I/O Analyzer 🛛 👻
Flow Navigator 🛛 😤 🌲 ? 🔔	HARDWARE MANAGER - unconnec	cted	? ×
Constraints Wizard	🚯 No hardware target is open. Op	pen target	
Edit Timing Constraints	Hardwaro	💋 Auto Connect	
😇 Report Timing Summary	naiuwaie	Recent Targets	
Report Clock Networks		Available Targets on Server	
Report Clock Interaction	No conter	Open New Target	
🖄 Report Methodology	Properties	? _ O Ľ X	
Report DRC		$\leftarrow   \rightarrow   \diamond  $	
Report Utilization	Select an object to se	ee properties	
📡 Report Power			
Schematic	Tcl Console Messages Se	erial I/O Links × Serial I/O Scans	? _ 🗆 🖸
	0, 1, 2, 4, 1, 2, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,		
✓ PROGRAM AND DEBUG			
Generate Bitstream			
✓ Open Hardware Manager		No content	
Open Target			
Automatically connect to local hardware targe	et		

**Note:** Presentation applies to the KCU105

### > Select Program device

🍌 ibert_bank_all_ex - [c:/kcu105_ibert/ibert_b	ank_all/ibert_bank_all_ex/ibert_bank_all_ex.xpr] ·	- Vivado 2017.3	- 🗆 🗙						
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow	Layout View Help Q- Quick Ad	write_bitstream Complete 🗸							
🖕 🔸 🔺 🗉 🖿 🗙 🕨	👫 🏟 ∑ 🖄 🖉 💥 Da	ashboard 🔻	😬 Serial I/O Analyzer 🛛 👻						
Flow Navigator 😤 🖨 ? 🔔	HARDWARE MANAGER - localhost/xilinx_tcf/D	igilent/210308956047	? ×						
Constraints wizard	1 There are no debug cores. Program device	There are no debug cores. Program device Refresh device							
Edit Timing Constraints									
🖸 Report Timing Summary	Hardware		? _ & Ľ X						
Report Clock Networks	Q   素   ♦   ∅   ▶   ≫   ■	٥							
Report Clock Interaction	Name								
🛱 Report Methodology	V localhost (1)								
Report Methodology	✓ ✓ ✓ ✓ xilinx_tcf/Digilent/2103089560								
Report DRC	✓ ④ xcku040_0 (1)								
Report Utilization	SysMon (System Monitor)								
🛸 Report Power									
Schematic									
✓ PROGRAM AND DEBUG									
👫 Generate Bitstream									
✓ Open Hardware Manager									
Open Target 🗸 🗸									

Note: Presentation applies to the KCU105

# The newly created bitstream and LTX files are set to the default Click Program

\lambda ibert_bank_all_ex - [c:/kcu105	_ibert/ibert_bank_all/ibert	_bank_all_ex/ibert_ba	ank_all_ex.xpr] - Vivado 2017	.3	- 0	×
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ool	s <u>W</u> indow La <u>v</u> out	<u>V</u> iew <u>H</u> elp	Q+ Quick Access	-	write_bitstream Comple	te 🗸
🕒 🔸 🔶 🖬 🖿	X 🕨 🏦 🔅	Σ % Ø	🔀 🛛 Dashboard 👻		😬 Serial I/O Analyzer	~
Flow Navigator 😤	Program Device	E MANAGER - localh	ost/xilinx tcf/Digilent/21030	8956047	<	? ×
Edit Timing Const Const Report Timing Sur Report Clock Netw	Select a bitstream prog select a debug probes t programming file.	ramming file and do ile that corresponds	wnload it to your hardware d to the debug cores containe	levice. You can optionally ed in the bitstream	? _ 6 (	3 × ¢
Report Clock Inter Report Methodolog Report DRC Report Utilization Report Power Schematic	Bitstre <u>a</u> m file: Debu <u>q</u> probes file: ✓ <u>E</u> nable end of st	)ank_all_ex/ibert_ba bank_all_ex/ibert_ba artup check	ank_all_ex.runs/impl_1/exar ank_all_ex.runs/impl_1/exar	mple_ibert_bank_all.bit 🛞 mple_ibert_bank_all.ltx 🛞		
✓ PROGRAM AND DEBUG	P			Program Cancel		
<ul> <li>Generate Bitstream</li> <li>Open Hardware Manag</li> <li>Open Target</li> </ul>	er ~					

Note: Presentation applies to the KCU105

### > Click Create links

🍌 ibert_bank_all_ex - [c:/kcu105_ibert/ibert_b	oank_all/ibert_bank_all_ex/ibert_bank_all_ex.xpr]	- Vivado 2017.3	X						
<u>F</u> ile <u>E</u> dit F <u>I</u> ow <u>T</u> ools <u>W</u> indow	v Layout View Help Q- Quick A	ccess	write_bitstream Complete 🛛 🗸						
🕒 📥 🔺 🖬 🐘 🗙 🕨	👫 🏟 ∑ 🖄 🖉 🗶 Da	ashboard 👻	😬 Serial I/O Analyzer 🛛 🗸						
Flow Navigator 🗧 🚔 😤 🔔	HARDWARE MANAGER - localhost/xilinx_tcf/D	? ×							
Constraints wizard	D There are no serial I/O links. Auto-detect links Create links								
Edit Timing Constraints									
🔯 Report Timing Summary	Hardware	Hardware							
Report Clock Networks	$Q \mid \Xi \mid \Leftrightarrow \mid \wp \mid \models \mid \gg \mid \blacksquare \mid$	۵							
Report Clock Interaction	Name	Status							
	<ul> <li>Iocalhost (1)</li> </ul>	Connected	^						
Report Methodology	✓ III	Open							
Report DRC	v								
Penort Litilization	SysMon (System Monitor)								
Report Ounzation	V 🗿 IBERT (IBERT)								
🛸 Report Power	✓ № Quad_224 (5)								
Schematic	COMMON_X0Y0	QpII0 Locked							
	MGT_X0Y0	8.000 Gbps							
Y PROGRAM AND DEBUG	MGI_X0Y1	8.010 Gbps							
	MGT_X0Y2	7.984 Gbps							
Generate Bitstream	MG1_X0Y3	8.004 Gbps							
✓ Open Hardware Manager		Opli0 Locked							
Open Torget		8 000 Gbps							
open rarget ~	1 MG1_X014	0.000 0003	~						

Note: Si570 and Si5328 clocks must be set as per XTP352

### Click on the Add Link button

TX GTs		RX GTs
Search: Q.		Search: Q-
MGT_X0Y0/TX (xcku040_0/Quad_224)	^	MGT_X0Y0/RX (xcku040_0/Quad_224)
MGT_X0Y1/TX (xcku040_0/Quad_224)		MGT_X0Y1/RX (xcku040_0/Quad_224)
MGT_X0Y2/TX (xcku040_0/Quad_224)		MGT_X0Y2/RX (xcku040_0/Quad_224)
MGT_X0Y3/TX (xcku040_0/Quad_224)		MGT_X0Y3/RX (xcku040_0/Quad_224)
MGT_X0Y4/TX (xcku040_0/Quad_225)		MGT_X0Y4/RX (xcku040_0/Quad_225)
MGT_X0Y5/TX (xcku040_0/Quad_225)		MGT_X0Y5/RX (xcku040_0/Quad_225)
MGT_X0Y6/TX (xcku040_0/Quad_225)		MGT_X0Y6/RX (xcku040_0/Quad_225)
MGT_X0Y7/TX (xcku040_0/Quad_225)	~	MGT_X0Y7/RX (xcku040_0/Quad_225)
	No co	ontent
✓ <u>C</u> reate link group		
Link group description: Link Group 0		(

### > Add all the links and click **OK**

On anthe One	
Search.	
xx	Internal Loopback
IGT_X0Y0/RX (xcku040_0/Quad_224)	
IGT_X0Y0/RX (xcku040_0/Quad_224) IGT_X0Y1/RX (xcku040_0/Quad_224)	
IGT_X0Y0/RX (xcku040_0/Quad_224) IGT_X0Y1/RX (xcku040_0/Quad_224)	· · · · · · · · · · · · · · · · · · ·

### > The links appear under the Serial I/O Links tab

2	ibert_bank_all_ex - [C:/kcu105_il	bert/ibert_bank_a	all/ibert_bank_all_	ex/ibert_bank_	all_ex.xpr] - Viv	/ado 2017.3				- 0	×
	<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools	<u>W</u> indow L	.a <u>v</u> out <u>V</u> iew	<u>H</u> elp O	↓ Quick Acces	S			write_bitstream (	Complet	te 🗸
	🖕 🔸 🔺 💼 🐘	$\times$	ΦΣ	<u>%</u> # *	f Dasht	oard 👻			😬 Serial I/O Ana	lyzer	~
	HARDWARE MANAGER - local	host/xilinx_tcf/Di	gilent/21030895	6047							? ×
lator	Tcl Console Messages	Serial I/O Link	(S × Serial I	/O Scans						? _ ť	5 6
w Navig	Name	ТΧ	RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern		R)
Ъ.	<ul> <li>Ungrouped Links (0)</li> <li>Unk Group 0 (20)</li> </ul>							Reset	PRBS 7-bit	~	PF
	S Link 0	MGT_X0Y0/TX	MGT_X0Y0/RX	7.998 Gbps	3.175E11	8.3E1	2.614E-10	Reset	PRBS 7-bit	~	PF
	% Link 1	MGT_X0Y1/TX	MGT_X0Y1/RX	7.987 Gbps	3.175E11	9.6E1	3.024E-10	Reset	PRBS 7-bit	~	PF
	% Link 2	MGT_X0Y2/TX	MGT_X0Y2/RX	7.995 Gbps	3.175E11	1.06E2	3.339E-10	Reset	PRBS 7-bit	~	PF
	% Link 3	MGT_X0Y3/TX	MGT_X0Y3/RX	8.000 Gbps	3.176E11	8.8E1	2.771E-10	Reset	PRBS 7-bit	~	PF
	% Link 4	MGT_X0Y4/TX	MGT_X0Y4/RX	7.983 Gbps	3.176E11	1.11E2	3.495E-10	Reset	PRBS 7-bit	~	PF
	% Link 5	MGT_X0Y5/TX	MGT_X0Y5/RX	8.000 Gbps	3.176E11	9.4E1	2.96E-10	Reset	PRBS 7-bit	~	PF
	% Link 6	MGT_X0Y6/TX	MGT_X0Y6/RX	8.000 Gbps	3.176E11	9.1E1	2.865E-10	Reset	PRBS 7-bit	~	PF
	% Link 7	MGT_X0Y7/TX	MGT_X0Y7/RX	8.000 Gbps	3.176E11	9.4E1	2.96E-10	Reset	PRBS 7-bit	~	PF
	% Link 8	MGT_X0Y8/TX	MGT_X0Y8/RX	10.313 Gbps	4.094E11	8.6E1	2.1E-10	Reset	PRBS 7-bit	~	PF
	% Link 9	MGT_X0Y9/TX	MGT_X0Y9/RX	10.313 Gbps	4.095E11	9.5E1	2.32E-10	Reset	PRBS 7-bit	~	PF
	% Link 10	MGT_X0Y10/TX	MGT_X0Y10/RX	10.311 Gbps	4.095E11	1.07E2	2.613E-10	Reset	PRBS 7-bit	~	PF
	% Link 11	MGT_X0Y11/TX	MGT_X0Y11/RX	10.313 Gbps	4.095E11	9.2E1	2.247E-10	Reset	PRBS 7-bit	~	PF
	S Link 12	MGT_X0Y12/TX	MGT_X0Y12/RX	16.300 Gbps	6.472E11	5.684E3	8.782E-9	Reset	PRBS 7-bit	~	PF∼ >

#### **Note:** Presentation applies to the KCU105

### > Set all TX and RX Patterns to PRBS 31-bit

λ	ibert_b	oank_all_ex	- [C:/kcu105_ibe	ert/ibert_bank_all/	ibert_bank_a	ll_ex/ibert_ba	nk_all_ex.xpr]	- Vivado 2017.3			-	. 🗆 🛛 🗙
ļ	ile	<u>E</u> dit F	<u>l</u> ow <u>T</u> ools	Window Lay	out <u>V</u> iew	<u>H</u> elp	Q- Quick Ad	ccess		write_bits	tream Co	mplete 🗸
1	-	▲   →			ΦΣ	1 11	🗶 Da	ashboard 👻		😬 Serial	I/O Analyz	er 🗸
	HARE	OWARE MA	ANAGER - localh	 ost/xilinx_tcf/Digil	ent/2103089	56047						? ×
	Tcl (	Console	Messages	Serial I/O Links	× Seria	II/O Scans					?	_ & C
ato												
Ňġ	ų,		- T									
Š	ΤХ		RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern	RX Pattern		TX Pre-
ğ												^
"								Reset	PRBS 7-bit	PRBS 7-bit	×	0.00 dE
	MGT	_X0Y0/TX	MGT_X0Y0/RX	7.998 Gbps	4.687E11	8.3E1	1.771E-10	Reset	PRBS 7-bit	PRBS 7-bit	~	0.00 dE
	MGT	_X0Y1/TX	MGT_X0Y1/RX	8.002 Gbps	4.687E11	9.6E1	2.048E-10	Reset	PRBS 9-bit	PRBS 7-bit	~	0.00 dE
_	MGT	_X0Y2/TX	MGT_X0Y2/RX	8.000 Gbps	4.687E11	1.06E2	2.262E-10	Reset	PRBS 15-bit	PRBS 7-bit	~	0.00 dE
	MGT	_X0Y3/TX	MGT_X0Y3/RX	8.000 Gbps	4.687E11	8.8E1	1.877E-10	Reset	PRBS 23-bit	PRBS 7-bit	~	0.00 dE
	MGT	_X0Y4/TX	MGT_X0Y4/RX	8.000 Gbps	4.687E11	1.11E2	2.368E-10	Reset	PRBS 31-bit	PRBS 7-bit	~	0.00 dE
	MGT_	_X0Y5/TX	MGT_X0Y5/RX	8.000 Gbps	4.688E11	9.4E1	2.005E-10	Reset	Fast Clk	PRBS 7-bit	~	0.00 dE
	MGT_	_X0Y6/TX	MGT_X0Y6/RX	8.000 Gbps	4.688E11	9.1E1	1.941E-10	Reset	Slow Clk	PRBS 7-bit	~	0.00 dE
	MGT_	_X0Y7/TX	MGT_X0Y7/RX	8.000 Gbps	4.688E11	9.4E1	2.005E-10	Reset	PK857-01	PRBS 7-bit	~	0.00 dE
	MGT_	_X0Y8/TX	MGT_X0Y8/RX	10.313 Gbps	6.043E11	8.6E1	1.423E-10	Reset	PRBS 7-bit 🗸 🗸	PRBS 7-bit	~	0.00 dE
	MGT_	_X0Y9/TX	MGT_X0Y9/RX	10.313 Gbps	6.044E11	9.5E1	1.572E-10	Reset	PRBS 7-bit 🗸 🗸	PRBS 7-bit	~	0.00 dE
	MGT	_X0Y10/TX	MGT_X0Y10/R>	10.308 Gbps	6.044E11	1.07E2	1.77E-10	Reset	PRBS 7-bit 🗸	PRBS 7-bit	~	0.00 dE
	MGT	_X0Y11/TX	MGT_X0Y11/R)	( 10.313 Gbps	6.044E11	9.2E1	1.522E-10	Reset	PRBS 7-bit 🗸	PRBS 7-bit	~	0.00 dE
	MGT_	_X0Y12/TX	MGT_X0Y12/R>	( 16.300 Gbps	9.553E11	5.684E3	5.95E-9	Reset	PRBS 7-bit V	PRBS 7-bit	~	0.00 dE ∽ >

Link Group: Link Group 0

#### Note: Presentation applies to the KCU105

#### > Click the BERT Reset button to reset the link error counts

٨	ibert_b	ank_all_ex	- [C:/kcu105_ibe	rt/ibert_bank_all/	ibert_bank_al	l_ex/ibert_ba	nk_all_ex.xpr]	- Vivado 2017.3				-	×
	<u>F</u> ile	<u>E</u> dit F	ow <u>T</u> ools	<u>W</u> indow La <u>v</u>	out <u>V</u> iew	<u>H</u> elp	Q. → Quick Ac	ccess			write_bitstre	eam Cor	mplete 🗸
	<b>-</b>   -	*		< 🕨 👫	ΦΣ	1/2 1/	🗶 Da	ashboard 👻			😬 Serial I/0	) Analyz	er 🗸
	HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210308956047							? ×					
	_												
_	Tcl (	Console	Messages	Serial I/O Links	× Seria	I/O Scans						?	_ 8 6
/igato	Q	<b>X</b>	<b>≑</b> +;										
/Na/	ΤХ		RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern		RX Pattern		TX Pre-
ğ													^
ш								Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	_X0Y0/TX	MGT_X0Y0/RX	8.000 Gbps	6.619E11	8.863E9	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	_X0Y1/TX	MGT_X0Y1/RX	7.997 Gbps	6.619E11	8.863E9	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	X0Y2/TX	MGT_X0Y2/RX	8.000 Gbps	6.619E11	8.863E9	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	X0Y3/TX	MGT_X0Y3/RX	8.000 Gbps	6.619E11	8.862E9	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	X0Y4/TX	MGT_X0Y4/RX	7.997 Gbps	6.619E11	8.86E9	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	_X0Y5/TX	MGT_X0Y5/RX	8.000 Gbps	6.619E11	8.861E9	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	_X0Y6/TX	MGT_X0Y6/RX	8.010 Gbps	6.62E11	8.863E9	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	хоү7/тх	MGT_X0Y7/RX	8.003 Gbps	6.62E11	8.862E9	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	X0Y8/TX	MGT_X0Y8/RX	10.313 Gbps	8.535E11	1.142E10	1.338E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	X0Y9/TX	MGT_X0Y9/RX	10.313 Gbps	8.536E11	1.142E10	1.338E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	_X0Y10/TX	MGT_X0Y10/RX	( 10.313 Gbps	8.536E11	1.143E10	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT	_X0Y11/TX	MGT_X0Y11/RX	( 10.313 Gbps	8.536E11	1.143E10	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE
	MGT_	_X0Y12/TX	MGT_X0Y12/RX	( 16.300 Gbps	1.349E12	1.807E10	1.339E-2	Reset	PRBS 31-bit	~	PRBS 31-bit	~	0.00 dE ~

#### **Note:** Presentation applies to the KCU105

#### 

#### > All links are showing no errors

Serial I/O Links ? _ D 2 ×										
Q   ¥   €   ↓										
Name	ТХ	RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern		RX Patteri
Ungrouped Links (0)										
<ul> <li>S Link Group 0 (20)</li> </ul>							Reset	PRBS 31-bit	~	PRBS 31-
🗞 Link 0	MGT_X0Y0/TX	MGT_X0Y0/RX	7.989 Gbps	1.455E12	0E0	6.871E-13	Reset	PRBS 31-bit	~	PRBS 31-
S Link 1	MGT_X0Y1/TX	MGT_X0Y1/RX	8.009 Gbps	1.455E12	0E0	6.872E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 2	MGT_X0Y2/TX	MGT_X0Y2/RX	8.000 Gbps	1.455E12	0E0	6.872E-13	Reset	PRBS 31-bit	~	PRBS 31-
S Link 3	MGT_X0Y3/TX	MGT_X0Y3/RX	8.000 Gbps	1.455E12	0E0	6.872E-13	Reset	PRBS 31-bit	~	PRBS 31-
S Link 4	MGT_X0Y4/TX	MGT_X0Y4/RX	8.000 Gbps	1.455E12	0E0	6.872E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 5	MGT_X0Y5/TX	MGT_X0Y5/RX	8.006 Gbps	1.455E12	0E0	6.872E-13	Reset	PRBS 31-bit	~	PRBS 31-
🗞 Link 6	MGT_X0Y6/TX	MGT_X0Y6/RX	8.000 Gbps	1.455E12	0E0	6.875E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 7	MGT_X0Y7/TX	MGT_X0Y7/RX	8.000 Gbps	1.455E12	0E0	6.874E-13	Reset	PRBS 31-bit	~	PRBS 31-
🗞 Link 8	MGT_X0Y8/TX	MGT_X0Y8/RX	10.313 Gbps	1.875E12	0E0	5.332E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 9	MGT_X0Y9/TX	MGT_X0Y9/RX	10.308 Gbps	1.875E12	0E0	5.333E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 10	MGT_X0Y10/TX	MGT_X0Y10/RX	10.313 Gbps	1.875E12	0E0	5.332E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 11	MGT_X0Y11/TX	MGT_X0Y11/RX	10.313 Gbps	1.875E12	0E0	5.332E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 12	MGT_X0Y12/TX	MGT_X0Y12/RX	16.300 Gbps	2.964E12	0E0	3.374E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 13	MGT_X0Y13/TX	MGT_X0Y13/RX	16.300 Gbps	2.964E12	0E0	3.374E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 14	MGT_X0Y14/TX	MGT_X0Y14/RX	16.303 Gbps	2.964E12	0E0	3.373E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 15	MGT_X0Y15/TX	MGT_X0Y15/RX	16.300 Gbps	2.964E12	0E0	3.373E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 16	MGT_X0Y16/TX	MGT_X0Y16/RX	16.314 Gbps	2.964E12	0E0	3.373E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 17	MGT_X0Y17/TX	MGT_X0Y17/RX	16.300 Gbps	2.964E12	0E0	3.373E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 18	MGT_X0Y18/TX	MGT_X0Y18/RX	16.281 Gbps	2.964E12	0E0	3.373E-13	Reset	PRBS 31-bit	~	PRBS 31-
% Link 19	MGT_X0Y19/TX	MGT_X0Y19/RX	16.300 Gbps	2.964E12	0E0	3.373E-13	Reset	PRBS 31-bit	~	PRBS 31-
<										>

Note: If FMC HPC shows errors, set TXDIFFSWING to 660 mV € XILINX > ALL PROGRAMMABLE.

> Tcl console commands can be saved as TCL file for later playback

٨	ibert_k	bank_all_ex - [C:/kc	u105_ibert/iber	t_bank_all/ibert_l	oank_all_ex/ibert_b	ank_all_ex.xpr] - Vivado 2017.	3	_	×
	<u>F</u> ile	<u>E</u> dit F <u>l</u> ow	<u>T</u> ools <u>W</u> inde	ow La <u>v</u> out	<u>V</u> iew <u>H</u> elp	Q- Quick Access		write_bitstream Comp	lete 🗸
		* * 8	$\mathbb{D} \times \mathbb{P}$		Σ 🔬 🖉	💥 🛛 Dashboard 👻		😬 Serial I/O Analyzer	~
	HAR	DWARE MANAGER	t - localhost/xilir	nx_tcf/Digilent/21	0308956047				? ×
	Tcl	Console × Me	essages Se	erial I/O Links	Serial I/O Scans			? _	88
rigator	Q	¥ ♦ II		<b>D</b>					
Flow Na		unset xil_newI set_property 1 commit_hw_sio set_property F commit_hw_sio set_property I commit_hw_sio set_property 1 commit_hw_sio set_property I commit_hw_sio set_property I commit_hw_sio set_property I commit_hw_sio	Links [X_PATTERN {: [get_hw_sio] RX_PATTERN {: [get_hw_sio] LOGIC.MGT_ERN [get_hw_sio] LOGIC.MGT_ERN [get_hw_sio] LOGIC.MGT_ER [get_hw_sio] LOGIC.MGT_ER [get_hw_sio] LOGIC.MGT_ER [get_hw_sio] LOGIC.MGT_ER	PRBS 31-bit} _links -of_ob PRBS 31-bit} _links -of_ob RCNT_RESET_CT _links -of_ob RCNT_RESET_CT _links -of_ob {660 mV (0111 _links -of_ob RCNT_RESET_CT _links -of_ob RCNT_RESET_CT _links -of_ob	<pre>[get_hw_sio_lin jects [get_hw_ ]get_hw_sio_lin jects [get_hw_sio_ RL 1 [get_hw_sio_ jects [get_hw_sio_ jects [get_hw_sio_ jects [get_hw_sio_ jects [get_hw_sio_ jects [get_hw_sio_ siget_s [get_hw_sio_ jects [get_hw_sio_ jects [get_hw_sio_ jects [get_hw_sio_ jects [get_hw_sio_ siget_s [get_hw_sio_ siget_s [get_hw_sio_ siget_s [get_hw_sio_sio_siget_hw_</pre>	nks -of_objects [get_ht sio_linkgroups {LINKGR( nks -of_objects [get_ht sio_linkgroups {LINKGR( io_links -of_objects [g sio_linkgroups {LINKGR( io_links -of_objects [get sio_linkgroups {LINKGR(	<pre>w_sio_linkgroups {LINKGROUP_ DUP_0}]] w_sio_linkgroups {LINKGROUP_ DUP_0}]] get_hw_sio_linkgroups {LINKG DUP_0}]] get_hw_sio_linkgroups {LINKGRO DUP_0}]] get_hw_sio_linkgroups {LINKG DUP_0}]] get_hw_sio_linkgroups {LINKG DUP_0}]] get_hw_sio_linkgroups {LINKG DUP_0}]]</pre>	_0}]] _0}]] ;ROUP_0}]] ;ROUP_0}]] ;ROUP_0}]] ;ROUP_0}]]	^ • •

# References

### References

### > IBERT IP

- LogiCORE IP Integrated Bit Error Ratio Tester for UltraScale GTH PG173
  - <u>https://www.xilinx.com/support/documentation/ip\_documentation/ibert\_ultrascale\_gth/v1\_3/pg173-ibert-ultrascale-gth.pdf</u>
- Vivado Release Notes
  - Vivado Design Suite User Guide Release Notes UG973
    - <u>https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2017\_3/ug973-vivado-release-notes-install-license.pdf</u>
  - Vivado Design Suite 2017 Vivado Known Issues
    - <u>https://www.xilinx.com/support/answers/68923.html</u>
- Vivado Programming and Debugging
  - Vivado Design Suite Programming and Debugging User Guide UG908
    - <u>https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2017\_3/ug908-vivado-programming-debugging.pdf</u>



### Documentation

### Documentation

### Kintex UltraScale

- Kintex UltraScale FPGA Family
  - <u>https://www.xilinx.com/products/silicon-devices/fpga/kintex-ultrascale.html</u>
- KCU105 Documentation
  - Kintex UltraScale FPGA KCU105 Evaluation Kit
    - <u>https://www.xilinx.com/products/boards-and-kits/kcu105.html</u>
  - KCU105 Board User Guide UG917
    - <u>https://www.xilinx.com/support/documentation/boards\_and\_kits/kcu105/ug917-kcu105-eval-bd.pdf</u>
  - KCU105 Evaluation Kit Quick Start Guide User Guide XTP391
    - <u>https://www.xilinx.com/support/documentation/boards\_and\_kits/kcu105/</u> xtp391-kcu105-quickstart.pdf
  - KCU105 Known Issues Master Answer Record
    - <u>https://www.xilinx.com/support/answers/63175.html</u>

