

KC705 EVALUATION PLATFORM HW-K7-KC705

(XC7K325T -2 FFG900)

DISCLAIMER:

XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX.

XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.

ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.




Title: DISCLAIMER		ASSY P/N: 0431641
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565
KC705 EVALUATION PLATFORM		SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 1 of 47	Drawn By BF	






DDR3 SODIMM
Page 15

FMC HPC/LPC
Connectors
Page 16-20

10/100/1000 Ethernet
MII/GMII/RGMII/SGMII
Page 25




Power Supply
Pages 35-43



IIC Addressing	
0b1110100	PCA9548
0b1010000 0b0011000	DDR3 SODIMM
0bxxxxx00	FMC HPC
0bxxxxx00	FMC LPC
0b1010000	SFP+
0b1011101	SI570
0b1101000	SI5324
0b1010100	IIC EEPROM
0b0111001	ADV7512

board please refer to the Bill of Materials delivered for that board. Further device and board information can be found on Xilinx.com





IRONWOOD FFG900 SOCKET
SUPPORTS MULTIPLE DEVICES
REFER TO BOARD BILL OF
MATERIALS TO CONFIRM FPGA
PROVIDED



Title: KC705 Block Diagram SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 2 of 47	Drawn By BF	

SOC_K7_325T_FF900_IRON


BANK 0 XC7K325TFFG900



U1

SOC_K7_325T_FF900_IRON

XADC_AGND



R386

DNP
DNP
DNP

C546

DNP
DNP
XXX

GND


J67

HDR_1X2


VCC2V5_FPGA

SOC_K7_325T_FF900_IRON

BANK 12 XC7K325TFFG900




VADJ_FPGA





U1


SOC_K7_325T_FF900_IRON



VCC2V5



VCC3V3



FPGA Banks 0,12



Title: FPGA Banks 0,12 SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM

ASSY P/N: 0431641
PCB P/N: 1280565
SCH P/N: 0381397

Date: 4-2-2012_15:15 Ver: 1.1

Sheet Size: B Rev: 01




Sheet 3 of 47 Drawn By BF

BANK 13 XC7K325TFFG900

BANK 14 XC7K325TFFG900

IO_25_13_AE26	AE26	GPIO_LED_4_LS	30
IO_L24N_T3_13_AK26	AK26	FMC LPC LA19 N	20
IO_L24P_T3_13_AJ26	AJ26	FMC LPC LA19 P	20
IO_L23N_T3_13_AF27	AF27	FMC LPC LA20 N	20
IO_L23P_T3_13_AF26	AF26	FMC LPC LA20 P	20
IO_L22N_T3_13_AH27	AH27	FMC LPC LA23 N	20
IO_L22P_T3_13_AH26	AH26	FMC LPC LA23 P	20
IO_L21N_T3_DQS_13_AG28	AG28	FMC LPC LA21 N	20
IO_L21P_T3_DQS_13_AG27	AG27	FMC LPC LA21 P	20
IO_L20N_T3_13_AK28	AK28	FMC LPC LA22 N	20
IO_L20P_T3_13_AJ27	AJ27	FMC LPC LA22 P	20
IO_L19N_T3_VREF_13_AD26	AD26	FMC LPC LA25 N	20
IO_L19P_T3_13_AC26	AC26	FMC LPC LA25 P	20
IO_L18N_T2_13_AH30	AH30	FMC LPC LA24 N	20
IO_L18P_T2_13_AG30	AG30	FMC LPC LA24 P	20
IO_L17N_T2_13_AJ29	AJ29	FMC LPC LA27 N	20
IO_L17P_T2_13_AJ28	AJ28	FMC LPC LA27 P	20
IO_L16N_T2_13_AF30	AF30	FMC LPC LA28 N	20
IO_L16P_T2_13_AE30	AE30	FMC LPC LA28 P	20
IO_L15N_T2_DQS_13_AK30	AK30	FMC LPC LA26 N	20
IO_L15P_T2_DQS_13_AK29	AK29	FMC LPC LA26 P	20
IO_L14N_T2_SRCC_13_AF28	AF28	FMC LPC LA29 N	20
IO_L14P_T2_SRCC_13_AE28	AE28	FMC LPC LA29 P	20
IO_L13N_T2_MRCC_13_AH29	AH29	FMC LPC CLK1 M2C N	20
IO_L13P_T2_MRCC_13_AG29	AG29	FMC LPC CLK1 M2C P	20
IO_L12N_T1_MRCC_13_AC27	AC27	FMC LPC LA17 CC N	20
IO_L12P_T1_MRCC_13_AB27	AB27	FMC LPC LA17 CC P	20
IO_L11N_T1_SRCC_13_AD28	AD28	FMC LPC LA18 CC N	20
IO_L11P_T1_SRCC_13_AD27	AD27	FMC LPC LA18 CC P	20
IO_L10N_T1_13_AB30	AB30	FMC LPC LA30 N	20
IO_L10P_T1_13_AB29	AB29	FMC LPC LA30 P	20
IO_L9N_T1_DQS_13_AE29	AE29	FMC LPC LA31 N	20
IO_L9P_T1_DQS_13_AD29	AD29	FMC LPC LA31 P	20
IO_L8N_T1_13_AA30	AA30	FMC LPC LA32 N	20
IO_L8P_T1_13_Y30	Y30	FMC LPC LA32 P	20
IO_L7N_T1_13_AC30	AC30	FMC LPC LA33 N	20
IO_L7P_T1_13_AC29	AC29	FMC LPC LA33 P	20
IO_L6N_T0_VREF_13_AB25	AB25	XADC GPIO 0	31
IO_L6P_T0_13_AA25	AA25	XADC GPIO 1	31
IO_L5N_T0_13_AB28	AB28	XADC GPIO 2	31
IO_L5P_T0_13_AA27	AA27	XADC GPIO 3	31
IO_L4N_T0_13_Y29	Y29	GPIO DIP_SW0	29
IO_L4P_T0_13_W29	W29	GPIO DIP_SW1	29
IO_L3N_T0_DQS_13_AA28	AA28	GPIO DIP_SW2	29
IO_L3P_T0_DQS_13_Y28	Y28	GPIO DIP_SW3	29
IO_L2N_T0_13_W28	W28	REC CLOCK C N	24
IO_L2P_T0_13_W27	W27	REC CLOCK C P	24
IO_L1N_T0_13_AA26	AA26	ROTARY PUSH	29
IO_L1P_T0_13_Y26	Y26	ROTARY INCA	29
IO_0_13_Y25	Y25	ROTARY INCB	29

IO_25_14_W19	W19	PHY COL	25
IO_L24N_T3_A00_D16_14_W22	W22	FLASH A0	26
IO_L24P_T3_A01_D17_14_W21	W21	FLASH A1	26
IO_L23N_T3_A02_D18_14_W24	W24	FLASH A2	26
IO_L23P_T3_A03_D19_14_U24	U24	FLASH A3	26
IO_L22N_T3_A04_D20_14_V22	V22	FLASH A4	26
IO_L22P_T3_A05_D21_14_V21	V21	FLASH A5	26
IO_L21N_T3_DQS_A06_D22_14_U23	U23	FLASH A6	26
IO_L21P_T3_DQS_14_U22	U22	SM FAN TACH	35
IO_L20N_T3_A07_D23_14_W24	W24	FLASH A7	26
IO_L20P_T3_A08_D24_14_W23	W23	FLASH A8	26
IO_L19N_T3_A09_D25_VREF_14_V20	V20	FLASH A9	26
IO_L19P_T3_A10_D26_14_V19	V19	FLASH A10	26
IO_L18N_T2_A11_D27_14_W26	W26	FLASH A11	26
IO_L18P_T2_A12_D28_14_V25	V25	FLASH A12	26
IO_L17N_T2_A13_D29_14_V30	V30	FLASH A13	26
IO_L17P_T2_A14_D30_14_V29	V29	FLASH A14	26
IO_L16N_T2_A15_D31_14_V27	V27	FLASH A15	26
IO_L16P_T2_CSI_B_14_V26	V26	PHY RXER	25
IO_L15N_T2_DQSDOUT_CS0B_14_U30	U30	PHY RXD0	25
IO_L15P_T2_DQS_RDWR_B_14_U29	U29	FLASH WAIT	26
IO_L14N_T2_SRCC_14_U25	U25	PHY RXD1	25
IO_L14P_T2_SRCC_14_T25	T25	PHY RXD2	25
IO_L13N_T2_MRCC_14_U28	U28	PHY RXD3	25
IO_L13P_T2_MRCC_14_U27	U27	PHY RXCLK	25
IO_L12N_T1_MRCC_14_T27	T27	PHY RXD5	25
IO_L12P_T1_MRCC_14_T26	T26	PHY RXD6	25
IO_L11N_T1_SRCC_14_T28	T28	PHY RXD7	25
IO_L11P_T1_SRCC_14_R28	R28	PHY RXCTL RXDV	25
IO_L10N_T1_D15_14_R26	R26	FLASH D15	26
IO_L10P_T1_D14_14_P26	P26	FLASH D14	26
IO_L9N_T1_DQS_D13_14_T30	T30	FLASH D13	26
IO_L9P_T1_DQS_14_R30	R30	PHY CRS	25
IO_L8N_T1_D12_14_P28	P28	FLASH D12	26
IO_L8P_T1_D11_14_P27	P27	FLASH D11	26
IO_L7N_T1_D10_14_R29	R29	FLASH D10	26
IO_L7P_T1_D09_14_P29	P29	FLASH D9	26
IO_L6N_T0_D08_VREF_14_U20	U20	FLASH D8	26
IO_L6P_T0_FCS_B_14_U19	U19	FPGA FCS	27
IO_L5N_T0_D07_14_T23	T23	FLASH D7	26
IO_L5P_T0_D06_14_T22	T22	FLASH D6	26
IO_L4N_T0_D05_14_T21	T21	FLASH D5	26
IO_L4P_T0_D04_14_T20	T20	FLASH D4	26
IO_L3N_T0_DQS_EMCCLK_14_R24	R24	FPGA EMCCLK	14
IO_L3P_T0_DQS_PUDC_B_14_R23	R23	PHY MDC	25
IO_L2N_T0_D03_14_R21	R21	FLASH D3	26
IO_L2P_T0_D02_14_R20	R20	FLASH D2	26
IO_L1N_T0_D01_DIN_14_R25	R25	FLASH D1	26
IO_L1P_T0_D00_MOSI_14_P24	P24	FLASH D0	26
IO_0_14_R19	R19	PHY RXD4	25



FPGA Banks 13, 14




Title: FPGA Banks 13, 14 SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 4 of 47	Drawn By BF	

SOC_K7_325T_FF900_IRON

BANK 15 XC7K325TFFG900

IO_25_15_P19	P19	SFP LOS LS	30
IO_L24N_T3_RS0_15_M23	M23	FLASH A24	26,27
IO_L24P_T3_RS1_15_M22	M22	FLASH A25	26,27
IO_L23N_T3_FWE_B_15_M25	M25	FLASH FWE B	26
IO_L23P_T3_FOE_B_15_M24	M24	FLASH OE B	26
IO_L22N_T3_A16_15_P22	P22	FLASH A16	26
IO_L22P_T3_A17_15_P21	P21	FLASH A17	26
IO_L21N_T3_DQS_A18_15_N24	N24	FLASH A18	26
IO_L21P_T3_DQS_15_P23	P23	IIC MUX RESET B	32
IO_L20N_T3_A19_15_N22	N22	FLASH A19	26
IO_L20P_T3_A20_15_N21	N21	FLASH A20	26
IO_L19N_T3_A21_VREF_15_N20	N20	FLASH A21	26
IO_L19P_T3_A22_15_N19	N19	FLASH A22	26
IO_L18N_T2_A23_15_N26	N26	FLASH A23	26
IO_L18P_T2_A24_15_N25	N25	PHY TXD1	25
IO_L17N_T2_A25_15_N30	N30	PHY INT	25
IO_L17P_T2_A26_15_N29	N29	PHY TXER	25
IO_L16N_T2_A27_15_M27	M27	PHY TXCTL TXEN	25
IO_L16P_T2_A28_15_N27	N27	PHY TXD0	25
IO_L15N_T2_DQS_ADV_B_15_M30	M30	FLASH ADV B	26
IO_L15P_T2_DQS_15_M29	M29	PHY TXD2	25
IO_L14N_T2_SRCC_15_L28	L28	PHY TXD3	25
IO_L14P_T2_SRCC_15_M28	M28	PHY TXCLK	25
IO_L13N_T2_MRCC_15_K29	K29	USER CLOCK N	23
IO_L13P_T2_MRCC_15_K28	K28	USER CLOCK P	23
IO_L12N_T1_MRCC_AD5N_15_K25	K25	USER SMA CLOCK N	23
IO_L12P_T1_MRCC_AD5P_15_L25	L25	USER SMA CLOCK P	23
IO_L11N_T1_SRCC_AD12N_15_L27	L27	USB CTS	27
IO_L11P_T1_SRCC_AD12P_15_L26	L26	SM_FAN_PWM	35
IO_L10N_T1_AD4N_15_J26	J26	PHY TXD4	25
IO_L10P_T1_AD4P_15_K26	K26	PHY TXD5	25
IO_L9N_T1_DQS_AD11N_15_K30	K30	PHY TXC GTXCLK	25
IO_L9P_T1_DQS_AD11P_15_L30	L30	PHY TXD6	25
IO_L8N_T1_AD3N_15_J28	J28	PHY TXD7	25
IO_L8P_T1_AD3P_15_J27	J27	FMC VADJ_ON_B_LS	30
IO_L7N_T1_AD10N_15_H29	H29	FMC C2M_PG_LS	30
IO_L7P_T1_AD10P_15_J29	J29	FMC HPC_PG_M2C_LS	30
IO_L6N_T0_VREF_15_L20	L20	PHY RESET	25
IO_L6P_T0_15_M20	M20	FMC HPC_PRSNT_M2C_B_LS	30
IO_L5N_T0_AD2N_15_J22	J22	FMC LPC_PRSNT_M2C_B_LS	30
IO_L5P_T0_AD2P_15_J21	J21	PHY MDIO	25
IO_L4N_T0_AD9N_15_K21	K21	IIC_SCL_MAIN	32
IO_L4P_T0_AD9P_15_L21	L21	IIC_SDA_MAIN	32
IO_L3N_T0_DQS_AD1N_15_K24	K24	USB_RX	27
IO_L3P_T0_DQS_AD1P_15_K23	K23	USB_RTS	27
IO_L2N_T0_AD8N_15_L23	L23	XADC_VAUX8N_R	31
IO_L2P_T0_AD8P_15_L22	L22	XADC_VAUX8P_R	31
IO_L1N_T0_AD0N_15_J24	J24	XADC_VAUX0N_R	31
IO_L1P_T0_AD0P_15_J23	J23	XADC_VAUX0P_R	31
IO_0_15_M19	M19	USB_TX	27




U1

SOC_K7_325T_FF900_IRON

SOC_K7_325T_FF900_IRON

BANK 16 XC7K325TFFG900

IO_25_16_G25	G25	PCIE_PERST_LS	30
IO_L24N_T3_16_G30	G30	FMC_HPC_LA06_N	16
IO_L24P_T3_16_H30	H30	FMC_HPC_LA06_P	16
IO_L23N_T3_16_H27	H27	FMC_HPC_LA03_N	17
IO_L23P_T3_16_H26	H26	FMC_HPC_LA03_P	17
IO_L22N_T3_16_F30	F30	FMC_HPC_LA05_N	16
IO_L22P_T3_16_G29	G29	FMC_HPC_LA05_P	16
IO_L21N_T3_DQS_16_F27	F27	FMC_HPC_LA11_N	18
IO_L21P_T3_DQS_16_G27	G27	FMC_HPC_LA11_P	18
IO_L20N_T3_16_F28	F28	FMC_HPC_LA04_N	18
IO_L20P_T3_16_G28	G28	FMC_HPC_LA04_P	18
IO_L19N_T3_VREF_16_H25	H25	FMC_HPC_LA02_N	18
IO_L19P_T3_16_H24	H24	FMC_HPC_LA02_P	18
IO_L18N_T2_16_E30	E30	FMC_HPC_LA08_N	17
IO_L18P_T2_16_E29	E29	FMC_HPC_LA08_P	17
IO_L17N_T2_16_A30	A30	FMC_HPC_LA09_N	16
IO_L17P_T2_16_B30	B30	FMC_HPC_LA09_P	16
IO_L16N_T2_16_C30	C30	FMC_HPC_LA10_N	16
IO_L16P_T2_16_D29	D29	FMC_HPC_LA10_P	16
IO_L15N_T2_DQS_16_B29	B29	FMC_HPC_LA12_N	17
IO_L15P_T2_DQS_16_C29	C29	FMC_HPC_LA12_P	17
IO_L14N_T2_SRCC_16_D28	D28	FMC_HPC_LA07_N	18
IO_L14P_T2_SRCC_16_E28	E28	FMC_HPC_LA07_P	18
IO_L13N_T2_MRCC_16_C27	C27	FMC_HPC_CLK0_M2C_N	18
IO_L13P_T2_MRCC_16_D27	D27	FMC_HPC_CLK0_M2C_P	18
IO_L12N_T1_MRCC_16_B25	B25	FMC_HPC_LA00_CC_N	17
IO_L12P_T1_MRCC_16_C25	C25	FMC_HPC_LA00_CC_P	17
IO_L11N_T1_SRCC_16_C26	C26	FMC_HPC_LA01_CC_N	16
IO_L11P_T1_SRCC_16_D26	D26	FMC_HPC_LA01_CC_P	16
IO_L10N_T1_16_A26	A26	FMC_HPC_LA13_N	16
IO_L10P_T1_16_A25	A25	FMC_HPC_LA13_P	16
IO_L9N_T1_DQS_16_A28	A28	FMC_HPC_LA14_N	16
IO_L9P_T1_DQS_16_B28	B28	FMC_HPC_LA14_P	16
IO_L8N_T1_16_B24	B24	FMC_HPC_LA15_N	18
IO_L8P_T1_16_C24	C24	FMC_HPC_LA15_P	18
IO_L7N_T1_16_A27	A27	FMC_HPC_LA16_N	17
IO_L7P_T1_16_B27	B27	FMC_HPC_LA16_P	17
IO_L6N_T0_VREF_16_G24	G24	HDMI_R_D11	34
IO_L6P_T0_16_G23	G23	HDMI_R_D10	34
IO_L5N_T0_16_E26	E26	HDMI_R_D9	34
IO_L5P_T0_16_F26	F26	HDMI_R_D8	34
IO_L4N_T0_16_D24	D24	HDMI_R_D7	34
IO_L4P_T0_16_E24	E24	HDMI_R_D6	34
IO_L3N_T0_DQS_16_E25	E25	HDMI_R_D5	34
IO_L3P_T0_DQS_16_F25	F25	HDMI_R_D4	34
IO_L2N_T0_16_D23	D23	HDMI_R_D3	34
IO_L2P_T0_16_E23	E23	HDMI_R_D2	34
IO_L1N_T0_16_A23	A23	HDMI_R_D1	34
IO_L1P_T0_16_B23	B23	HDMI_R_D0	34
IO_0_16_F23	F23	PCIE_WAKE_B_LS	30



U1

SOC_K7_325T_FF900_IRON

FPGA Banks 15, 16



Title: FPGA Banks 15, 16
SCHEM, ROHS COMPLIANT
KC705 EVALUATION PLATFORM

ASSY P/N: 0431641
PCB P/N: 1280565
SCH P/N: 0381397

Date: 4-2-2012_15:15 Ver: 1.1


Sheet Size: B Rev: 01

Sheet 5 of 47 Drawn By BF

BANK 17 XC7K325TFFG900

IO_25_17_E18	E18	GPIO LED 6 LS	30
IO_L24N_T3_17_B19	B19	FMC HPC LA27 N	16
IO_L24P_T3_17_C19	C19	FMC HPC LA27 P	16
IO_L23N_T3_17_A22	A22	FMC HPC LA23 N	16
IO_L23P_T3_17_B22	B22	FMC HPC LA23 P	16
IO_L22N_T3_17_A18	A18	FMC HPC LA26 N	16
IO_L22P_T3_17_B18	B18	FMC HPC LA26 P	16
IO_L21N_T3_DQS_17_A21	A21	FMC HPC LA21 N	18
IO_L21P_T3_DQS_17_A20	A20	FMC HPC LA21 P	18
IO_L20N_T3_17_A17	A17	FMC HPC LA24 N	18
IO_L20P_T3_17_A16	A16	FMC HPC LA24 P	18
IO_L19N_T3_VREF_17_B20	B20	FMC HPC LA22 N	17
IO_L19P_T3_17_C20	C20	FMC HPC LA22 P	17
IO_L18N_T2_17_F17	F17	FMC HPC LA25 N	17
IO_L18P_T2_17_G17	G17	FMC HPC LA25 P	17
IO_L17N_T2_17_B17	B17	FMC HPC LA29 N	17
IO_L17P_T2_17_C17	C17	FMC HPC LA29 P	17
IO_L16N_T2_17_F18	F18	FMC HPC LA19 N	18
IO_L16P_T2_17_G18	G18	FMC HPC LA19 P	18
IO_L15N_T2_DQS_17_C16	C16	FMC HPC LA28 N	18
IO_L15P_T2_DQS_17_D16	D16	FMC HPC LA28 P	18
IO_L14N_T2_SRCC_17_D19	D19	FMC HPC LA20 N	17
IO_L14P_T2_SRCC_17_E19	E19	FMC HPC LA20 P	17
IO_L13N_T2_MRCC_17_D18	D18	FMC HPC CLK1 M2C N	17
IO_L13P_T2_MRCC_17_D17	D17	FMC HPC CLK1 M2C P	17
IO_L12N_T1_MRCC_17_E20	E20	FMC HPC LA17 CC N	16
IO_L12P_T1_MRCC_17_F20	F20	FMC HPC LA17 CC P	16
IO_L11N_T1_SRCC_17_E21	E21	FMC HPC LA18 CC N	16
IO_L11P_T1_SRCC_17_F21	F21	FMC HPC LA18 CC P	16
IO_L10N_T1_17_C22	C22	FMC HPC LA30 N	18
IO_L10P_T1_17_D22	D22	FMC HPC LA30 P	18
IO_L9N_T1_DQS_17_F22	F22	FMC HPC LA31 N	17
IO_L9P_T1_DQS_17_G22	G22	FMC HPC LA31 P	17
IO_L8N_T1_17_C21	C21	FMC HPC LA32 N	18
IO_L8P_T1_17_D21	D21	FMC HPC LA32 P	18
IO_L7N_T1_17_H22	H22	FMC HPC LA33 N	17
IO_L7P_T1_17_H21	H21	FMC HPC LA33 P	17
IO_L6N_T0_VREF_17_K20	K20	HDMI R D17	34
IO_L6P_T0_17_K19	K19	HDMI R D16	34
IO_L5N_T0_17_L18	L18	HDMI R D15	34
IO_L5P_T0_17_L17	L17	HDMI R D14	34
IO_L4N_T0_17_H19	H19	HDMI R D13	34
IO_L4P_T0_17_J19	J19	HDMI R D12	34
IO_L3N_T0_DQS_17_H17	H17	HDMI R DE	34
IO_L3P_T0_DQS_17_J17	J17	HDMI R SPDIF	34
IO_L2N_T0_17_G20	G20	HDMI SPDIF OUT LS	30
IO_L2P_T0_17_H20	H20	HDMI R VSYNC	34
IO_L1N_T0_17_J18	J18	HDMI R HSYNC	34
IO_L1P_T0_17_K18	K18	HDMI R CLK	34
IO_0_17_G19	G19	GPIO LED 5 LS	30

VADJ_FPGA




U1

SOC_K7_325T_FF900_IRON

BANK 18 XC7K325TFFG900

IO_25_18_F16	F16	GPIO LED 7 LS	30
IO_L24N_T3_18_A15	A15	FMC HPC HA07 N	18
IO_L24P_T3_18_B14	B14	FMC HPC HA07 P	18
IO_L23N_T3_18_B15	B15	FMC HPC HA12 N	17
IO_L23P_T3_18_C15	C15	FMC HPC HA12 P	17
IO_L22N_T3_18_A13	A13	FMC HPC HA11 N	18
IO_L22P_T3_18_B13	B13	FMC HPC HA11 P	18
IO_L21N_T3_DQS_18_C14	C14	FMC HPC HA06 N	18
IO_L21P_T3_DQS_18_D14	D14	FMC HPC HA06 P	18
IO_L20N_T3_18_E15	E15	FMC HPC HA08 N	17
IO_L20P_T3_18_E14	E14	FMC HPC HA08 P	17
IO_L19N_T3_VREF_18_E16	E16	FMC HPC HA05 N	17
IO_L19P_T3_18_F15	F15	FMC HPC HA05 P	17
IO_L18N_T2_18_C11	C11	FMC HPC HA02 N	18
IO_L18P_T2_18_D11	D11	FMC HPC HA02 P	18
IO_L17N_T2_18_A12	A12	FMC HPC HA10 N	18
IO_L17P_T2_18_A11	A11	FMC HPC HA10 P	18
IO_L16N_T2_18_E11	E11	FMC HPC HA04 N	17
IO_L16P_T2_18_F11	F11	FMC HPC HA04 P	17
IO_L15N_T2_DQS_18_B12	B12	FMC HPC HA03 N	18
IO_L15P_T2_DQS_18_C12	C12	FMC HPC HA03 P	18
IO_L14N_T2_SRCC_18_E13	E13	FMC HPC HA09 N	17
IO_L14P_T2_SRCC_18_F12	F12	FMC HPC HA09 P	17
IO_L13N_T2_MRCC_18_D13	D13	FMC HPC HA00 CC N	17
IO_L13P_T2_MRCC_18_D12	D12	FMC HPC HA00 CC P	17
IO_L12N_T1_MRCC_18_F13	F13	FMC HPC HA17 CC N	18
IO_L12P_T1_MRCC_18_G13	G13	FMC HPC HA17 CC P	18
IO_L11N_T1_SRCC_18_G14	G14	FMC HPC HA01 CC N	17
IO_L11P_T1_SRCC_18_H14	H14	FMC HPC HA01 CC P	17
IO_L10N_T1_18_H12	H12	FMC HPC HA19 N	17
IO_L10P_T1_18_H11	H11	FMC HPC HA19 P	17
IO_L9N_T1_DQS_18_H16	H16	FMC HPC HA14 N	18
IO_L9P_T1_DQS_18_J16	J16	FMC HPC HA14 P	18
IO_L8N_T1_18_J12	J12	FMC HPC HA21 N	18
IO_L8P_T1_18_J11	J11	FMC HPC HA21 P	18
IO_L7N_T1_18_G15	G15	FMC HPC HA15 N	17
IO_L7P_T1_18_H15	H15	FMC HPC HA15 P	17
IO_L6N_T0_VREF_18_K11	K11	FMC HPC HA22 N	18
IO_L6P_T0_18_L11	L11	FMC HPC HA22 P	18
IO_L5N_T0_18_J14	J14	FMC HPC HA18 N	18
IO_L5P_T0_18_K14	K14	FMC HPC HA18 P	18
IO_L4N_T0_18_J13	J13	FMC HPC HA20 N	17
IO_L4P_T0_18_K13	K13	FMC HPC HA20 P	17
IO_L3N_T0_DQS_18_L13	L13	FMC HPC HA23 N	18
IO_L3P_T0_DQS_18_L12	L12	FMC HPC HA23 P	18
IO_L2N_T0_18_K15	K15	FMC HPC HA16 N	17
IO_L2P_T0_18_L15	L15	FMC HPC HA16 P	17
IO_L1N_T0_18_K16	K16	FMC HPC HA13 N	17
IO_L1P_T0_18_L16	L16	FMC HPC HA13 P	17
IO_0_18_G12	G12	GPIO SW C	29

VADJ_FPGA



U1

SOC_K7_325T_FF900_IRON

FPGA Banks 17, 18



Title: FPGA Banks 17, 18
SCHEM, ROHS COMPLIANT
KC705 EVALUATION PLATFORM

ASSY P/N: 0431641
PCB P/N: 1280565
SCH P/N: 0381397


Date: 4-2-2012_15:15 Ver: 1.1

Sheet Size: B Rev: 01

Sheet 6 of 47 Drawn By BF



BANK 32 XC7K325TFFG900

BANK 33 XC7K325TFFG900




IO_25_VRP_32_AB14	AB14	PMBUS_ALERT_LS	35
IO_L24N_T3_32_Y15	Y15	DDR3_D7	15
IO_L24P_T3_32_Y16	Y16	DDR3_DM0	15
IO_L23N_T3_32_AA16	AA16	DDR3_D1	15
IO_L23P_T3_32_AA17	AA17	DDR3_D4	15
IO_L22N_T3_32_AD14	AD14	DDR3_D3	15
IO_L22P_T3_32_AC14	AC14	DDR3_D2	15
IO_L21N_T3_DQS_32_AC15	AC15	DDR3_DQS0_N	15
IO_L21P_T3_DQS_32_AC16	AC16	DDR3_DQS0_P	15
IO_L20N_T3_32_AB15	AB15	DDR3_D5	15
IO_L20P_T3_32_AA15	AA15	DDR3_D0	15
IO_L19N_T3_VREF_32_AE14	AE14		
IO_L19P_T3_32_AE15	AE15	DDR3_D6	15
IO_L18N_T2_32_AC17	AC17	NC	
IO_L18P_T2_32_AB17	AB17	DDR3_DM1	15
IO_L17N_T2_32_AC19	AC19	DDR3_D10	15
IO_L17P_T2_32_AB19	AB19	DDR3_D8	15
IO_L16N_T2_32_AB18	AB18	DDR3_D13	15
IO_L16P_T2_32_AA18	AA18	DDR3_D12	15
IO_L15N_T2_DQS_32_Y18	Y18	DDR3_DQS1_N	15
IO_L15P_T2_DQS_32_Y19	Y19	DDR3_DQS1_P	15
IO_L14N_T2_SRCC_32_AD16	AD16	DDR3_D9	15
IO_L14P_T2_SRCC_32_AD17	AD17	DDR3_D11	15
IO_L13N_T2_MRCC_32_AE18	AE18	DDR3_D14	15
IO_L13P_T2_MRCC_32_AD18	AD18	DDR3_D15	15
IO_L12N_T1_MRCC_32_AG17	AG17	PMBUS_CLK_LS	35
IO_L12P_T1_MRCC_32_AF17	AF17	DDR3_DM2	15
IO_L11N_T1_SRCC_32_AG18	AG18	DDR3_D18	15
IO_L11P_T1_SRCC_32_AF18	AF18	DDR3_D19	15
IO_L10N_T1_32_AE19	AE19	DDR3_D22	15
IO_L10P_T1_32_AD19	AD19	DDR3_D23	15
IO_L9N_T1_DQS_32_AK18	AK18	DDR3_DQS2_N	15
IO_L9P_T1_DQS_32_AJ18	AJ18	DDR3_DQS2_P	15
IO_L8N_T1_32_AH19	AH19	DDR3_D20	15
IO_L8P_T1_32_AG19	AG19	DDR3_D16	15
IO_L7N_T1_32_AK19	AK19	DDR3_D17	15
IO_L7P_T1_32_AJ19	AJ19	DDR3_D21	15
IO_L6N_T0_VREF_32_AF16	AF16		
IO_L6P_T0_32_AE16	AE16	DDR3_DM3	15
IO_L5N_T0_32_AJ17	AJ17	DDR3_D25	15
IO_L5P_T0_32_AH17	AH17	DDR3_D28	15
IO_L4N_T0_32_AG14	AG14	DDR3_D29	15
IO_L4P_T0_32_AF15	AF15	DDR3_D27	15
IO_L3N_T0_DQS_32_AJ16	AJ16	DDR3_DQS3_N	15
IO_L3P_T0_DQS_32_AH16	AH16	DDR3_DQS3_P	15
IO_L2N_T0_32_AH15	AH15	DDR3_D30	15
IO_L2P_T0_32_AG15	AG15	DDR3_D26	15
IO_L1N_T0_32_AK15	AK15	DDR3_D31	15
IO_L1P_T0_32_AK16	AK16	DDR3_D24	15
IO_0_VRN_32_Y14	Y14	PMBUS_DATA_LS	35

IO_25_VRP_33_AD13	AD13	VRP_33	7
IO_L24N_T3_33_AH12	AH12	DDR3_A0	15
IO_L24P_T3_33_AG13	AG13	DDR3_A1	15
IO_L23N_T3_33_AG12	AG12	DDR3_A2	15
IO_L23P_T3_33_AF12	AF12	DDR3_A3	15
IO_L22N_T3_33_AJ12	AJ12	DDR3_A4	15
IO_L22P_T3_33_AJ13	AJ13	DDR3_A5	15
IO_L21N_T3_DQS_33_AJ14	AJ14	DDR3_A6	15
IO_L21P_T3_DQS_33_AH14	AH14	DDR3_A7	15
IO_L20N_T3_33_AK13	AK13	DDR3_A8	15
IO_L20P_T3_33_AK14	AK14	DDR3_A9	15
IO_L19N_T3_VREF_33_AF13	AF13	DDR3_A10	15
IO_L19P_T3_33_AE13	AE13	DDR3_A11	15
IO_L18N_T2_33_AJ11	AJ11	DDR3_A12	15
IO_L18P_T2_33_AH11	AH11	DDR3_A13	15
IO_L17N_T2_33_AK10	AK10	DDR3_A14	15
IO_L17P_T2_33_AK11	AK11	DDR3_A15	15
IO_L16N_T2_33_AH9	AH9	DDR3_BA0	15
IO_L16P_T2_33_AG9	AG9	DDR3_BA1	15
IO_L15N_T2_DQS_33_AK9	AK9	DDR3_BA2	15
IO_L15P_T2_DQS_33_AJ9	AJ9	DDR3_TEMP_EVENT	15
IO_L14N_T2_SRCC_33_AF10	AF10	DDR3_CKE0	15
IO_L14P_T2_SRCC_33_AE10	AE10	DDR3_CKE1	15
IO_L13N_T2_MRCC_33_AH10	AH10	DDR3_CLK0_N	15
IO_L13P_T2_MRCC_33_AG10	AG10	DDR3_CLK0_P	15
IO_L12N_T1_MRCC_33_AD11	AD11	SYSCLK_N	23
IO_L12P_T1_MRCC_33_AD12	AD12	SYSCLK_P	23
IO_L11N_T1_SRCC_33_AF11	AF11	DDR3_CLK1_N	15
IO_L11P_T1_SRCC_33_AE11	AE11	DDR3_CLK1_P	15
IO_L10N_T1_33_AE9	AE9	DDR3_WE_B	15
IO_L10P_T1_33_AD9	AD9	DDR3_RAS_B	15
IO_L9N_T1_DQS_33_AC11	AC11	DDR3_CAS_B	15
IO_L9P_T1_DQS_33_AC12	AC12	DDR3_S0_B	15
IO_L8N_T1_33_AE8	AE8	DDR3_S1_B	15
IO_L8P_T1_33_AD8	AD8	DDR3_ODT0	15
IO_L7N_T1_33_AC10	AC10	DDR3_ODT1	15
IO_L7P_T1_33_AB10	AB10	LCD_E_LS	30
IO_L6N_T0_VREF_33_AB13	AB13	LCD_RW_LS	30
IO_L6P_T0_33_AA13	AA13	LCD_DB4_LS	30
IO_L5N_T0_33_AA10	AA10	LCD_DB5_LS	30
IO_L5P_T0_33_AA11	AA11	LCD_DB6_LS	30
IO_L4N_T0_33_Y10	Y10	LCD_DB7_LS	30
IO_L4P_T0_33_Y11	Y11	LCD_RS_LS	30
IO_L3N_T0_DQS_33_AC9	AC9	GPIO_LED_2_LS	30
IO_L3P_T0_DQS_33_AB9	AB9	GPIO_LED_3_LS	30
IO_L2N_T0_33_AB8	AB8	GPIO_LED_0_LS	30
IO_L2P_T0_33_AA8	AA8	GPIO_LED_1_LS	30
IO_L1N_T0_33_AB12	AB12	GPIO_SW_S	29
IO_L1P_T0_33_AA12	AA12	GPIO_SW_N	29
IO_0_VRN_33_Y13	Y13	VRN_33	7



U1 SOC_K7_325T_FF900_IRON

U1 SOC_K7_325T_FF900_IRON




FPGA Banks 32, 33




Title: FPGA Banks 32, 33 SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 7 of 47	Drawn By BF	

SOC_K7_325T_FF900_IRON

BANK 34 XC7K325TFFG900



IO_25_VRP_34_AB7	AB7	CPU RESET	29
IO_L24N_T3_34_AK4	AK4	DDR3 D37	15
IO_L24P_T3_34_AK5	AK5	DDR3 DM4	15
IO_L23N_T3_34_AK8	AK8	DDR3 D32	15
IO_L23P_T3_34_AJ8	AJ8	DDR3 D38	15
IO_L22N_T3_34_AK6	AK6	DDR3 D33	15
IO_L22P_T3_34_AJ6	AJ6	DDR3 D39	15
IO_L21N_T3_DQS_34_AJ7	AJ7	DDR3 DQS4_N	15
IO_L21P_T3_DQS_34_AH7	AH7	DDR3 DQS4_P	15
IO_L20N_T3_34_AG7	AG7	DDR3 D34	15
IO_L20P_T3_34_AF7	AF7	DDR3 D35	15
IO_L19N_T3_VREF_34_AG8	AG8	DDR3 D36	15
IO_L19P_T3_34_AF8	AF8	DDR3 RESET_B	15
IO_L18N_T2_34_AK3	AK3	DDR3 DM5	15
IO_L18P_T2_34_AJ3	AJ3	DDR3 DM5	15
IO_L17N_T2_34_AK1	AK1	DDR3 D46	15
IO_L17P_T2_34_AJ1	AJ1	DDR3 D47	15
IO_L16N_T2_34_AJ2	AJ2	DDR3 D42	15
IO_L16P_T2_34_AH2	AH2	DDR3 D43	15
IO_L15N_T2_DQS_34_AH1	AH1	DDR3 DQS5_N	15
IO_L15P_T2_DQS_34_AG2	AG2	DDR3 DQS5_P	15
IO_L14N_T2_SRCC_34_AH5	AH5	DDR3 D40	15
IO_L14P_T2_SRCC_34_AH6	AH6	DDR3 D41	15
IO_L13N_T2_MRCC_34_AJ4	AJ4	DDR3 D45	15
IO_L13P_T2_MRCC_34_AH4	AH4	DDR3 D44	15
IO_L12N_T1_MRCC_34_AG5	AG5	GPIO_SW_E	29
IO_L12P_T1_MRCC_34_AF6	AF6	DDR3 DM6	15
IO_L11N_T1_SRCC_34_AF5	AF5	DDR3 D53	15
IO_L11P_T1_SRCC_34_AE5	AE5	DDR3 D55	15
IO_L10N_T1_34_AE3	AE3	DDR3 D51	15
IO_L10P_T1_34_AE4	AE4	DDR3 D50	15
IO_L9N_T1_DQS_34_AG3	AG3	DDR3 DQS6_N	15
IO_L9P_T1_DQS_34_AG4	AG4	DDR3 DQS6_P	15
IO_L8N_T1_34_AF1	AF1	DDR3 D48	15
IO_L8P_T1_34_AE1	AE1	DDR3 D54	15
IO_L7N_T1_34_AF2	AF2	DDR3 D49	15
IO_L7P_T1_34_AF3	AF3	DDR3 D52	15
IO_L6N_T0_VREF_34_AD7	AD7	DDR3 DM7	15
IO_L6P_T0_34_AC7	AC7	DDR3 D60	15
IO_L5N_T0_34_AE6	AE6	DDR3 D61	15
IO_L5P_T0_34_AD6	AD6	DDR3 D58	15
IO_L4N_T0_34_AC4	AC4	DDR3 D59	15
IO_L4P_T0_34_AC5	AC5	DDR3 D59	15
IO_L3N_T0_DQS_34_AD1	AD1	DDR3 DQS7_N	15
IO_L3P_T0_DQS_34_AD2	AD2	DDR3 DQS7_P	15
IO_L2N_T0_34_AC1	AC1	DDR3 D56	15
IO_L2P_T0_34_AC2	AC2	DDR3 D62	15
IO_L1N_T0_34_AD3	AD3	DDR3 D57	15
IO_L1P_T0_34_AD4	AD4	DDR3 D63	15
IO_0_VRN_34_AC6	AC6	GPIO_SW_W	29



U1

SOC_K7_325T_FF900_IRON

FPGA Bank 34



Title:	FPGA Bank 34 SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM	ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
--------	--	---


Date:	4-2-2012_15:15	Ver:	1.1
-------	----------------	------	-----

Sheet Size:	B	Rev:	01
-------------	---	------	----

Sheet	8 of 47	Drawn By	BF
-------	---------	----------	----

BANK 115 XC7K325TFFG900

MGTXTXP0_115_Y2	Y2	PCIE TX7 P	21
MGTXTXN0_115_Y1	Y1	PCIE TX7 N	21
MGTXXRP0_115_AA4	AA4	PCIE RX7 P	21
MGTXXRN0_115_AA3	AA3	PCIE RX7 N	21
MGTXTXP1_115_V2	V2	PCIE TX6 P	21
MGTXTXN1_115_V1	V1	PCIE TX6 N	21
MGTXXRP1_115_Y6	Y6	PCIE RX6 P	21
MGTXXRN1_115_Y5	Y5	PCIE RX6 N	21
MGTXTXP2_115_U4	U4	PCIE TX5 P	21
MGTXTXN2_115_U3	U3	PCIE TX5 N	21
MGTXXRP2_115_W4	W4	PCIE RX5 P	21
MGTXXRN2_115_W3	W3	PCIE RX5 N	21
MGTXTXP3_115_T2	T2	PCIE TX4 P	21
MGTXTXN3_115_T1	T1	PCIE TX4 N	21
MGTXXRP3_115_V6	V6	PCIE RX4 P	21
MGTXXRN3_115_V5	V5	PCIE RX4 N	21
MGTREFCLKOP_115_R8	R8	NC	
MGTREFCLKON_115_R7	R7	NC	
MGTREFCLK1P_115_U8	U8	PCIE_CLK_QO P	21
MGTREFCLK1N_115_U7	U7	PCIE_CLK_QO N	21
MGTAVTTRCAL_115_W7	W7		
MGTTRREF_115_W8	W8		



U1 SOC_K7_325T_FF900_IRON

BANK 116 XC7K325TFFG900

MGTXTXP0_116_P2	P2	PCIE TX3 P	21
MGTXTXN0_116_P1	P1	PCIE TX3 N	21
MGTXXRP0_116_T6	T6	PCIE RX3 P	21
MGTXXRN0_116_T5	T5	PCIE RX3 N	21
MGTXTXP1_116_N4	N4	PCIE TX2 P	21
MGTXTXN1_116_N3	N3	PCIE TX2 N	21
MGTXXRP1_116_R4	R4	PCIE RX2 P	21
MGTXXRN1_116_R3	R3	PCIE RX2 N	21
MGTXTXP2_116_M2	M2	PCIE TX1 P	21
MGTXTXN2_116_M1	M1	PCIE TX1 N	21
MGTXXRP2_116_P6	P6	PCIE RX1 P	21
MGTXXRN2_116_P5	P5	PCIE RX1 N	21
MGTXTXP3_116_L4	L4	PCIE TX0 P	21
MGTXTXN3_116_L3	L3	PCIE TX0 N	21
MGTXXRP3_116_M6	M6	PCIE RX0 P	21
MGTXXRN3_116_M5	M5	PCIE RX0 N	21
MGTREFCLKOP_116_L8	L8	SI5326_OUT_C P	24
MGTREFCLKON_116_L7	L7	SI5326_OUT_C N	24
MGTREFCLK1P_116_N8	N8	FMC LPC GBTCLK0 M2C C P	9
MGTREFCLK1N_116_N7	N7	FMC LPC GBTCLK0 M2C C N	9

U1 SOC_K7_325T_FF900_IRON

BANK 117 XC7K325TFFG900



MGTXTXP0_117_K2	K2	SMA MGT_TX P	23
MGTXTXN0_117_K1	K1	SMA MGT_TX N	23
MGTXXRP0_117_K6	K6	SMA MGT_RX P	23
MGTXXRN0_117_K5	K5	SMA MGT_RX N	23
MGTXTXP1_117_J4	J4	SGMII_TX P	25
MGTXTXN1_117_J3	J3	SGMII_TX N	25
MGTXXRP1_117_H6	H6	SGMII_RX P	25
MGTXXRN1_117_H5	H5	SGMII_RX N	25
MGTXTXP2_117_H2	H2	SFP_TX P	22
MGTXTXN2_117_H1	H1	SFP_TX N	22
MGTXXRP2_117_G4	G4	SFP_RX P	22
MGTXXRN2_117_G3	G3	SFP_RX N	22
MGTXTXP3_117_F2	F2	FMC LPC DP0 C2M P	20
MGTXTXN3_117_F1	F1	FMC LPC DP0 C2M N	20
MGTXXRP3_117_F6	F6	FMC LPC DP0 M2C P	20
MGTXXRN3_117_F5	F5	FMC LPC DP0 M2C N	20
MGTREFCLKOP_117_G8	G8	SGMIICLK_QO P	23
MGTREFCLKON_117_G7	G7	SGMIICLK_QO N	23
MGTREFCLK1P_117_J8	J8	SMA MGT_REFCLK P	23
MGTREFCLK1N_117_J7	J7	SMA MGT_REFCLK N	23

U1 SOC_K7_325T_FF900_IRON

BANK 118 XC7K325TFFG900

MGTXTXP0_118_D2	D2	FMC HPC DP0 C2M P	16
MGTXTXN0_118_D1	D1	FMC HPC DP0 C2M N	16
MGTXXRP0_118_E4	E4	FMC HPC DP0 M2C P	16
MGTXXRN0_118_E3	E3	FMC HPC DP0 M2C N	16
MGTXTXP1_118_C4	C4	FMC HPC DP1 C2M P	16
MGTXTXN1_118_C3	C3	FMC HPC DP1 C2M N	16
MGTXXRP1_118_D6	D6	FMC HPC DP1 M2C P	16
MGTXXRN1_118_D5	D5	FMC HPC DP1 M2C N	16
MGTXTXP2_118_B2	B2	FMC HPC DP2 C2M P	16
MGTXTXN2_118_B1	B1	FMC HPC DP2 C2M N	16
MGTXXRP2_118_B6	B6	FMC HPC DP2 M2C P	16
MGTXXRN2_118_B5	B5	FMC HPC DP2 M2C N	16
MGTXTXP3_118_A4	A4	FMC HPC DP3 C2M P	16
MGTXTXN3_118_A3	A3	FMC HPC DP3 C2M N	16
MGTXXRP3_118_A8	A8	FMC HPC DP3 M2C P	16
MGTXXRN3_118_A7	A7	FMC HPC DP3 M2C N	16
MGTREFCLKOP_118_C8	C8	FMC HPC GBTCLK0 M2C C P	9
MGTREFCLKON_118_C7	C7	FMC HPC GBTCLK0 M2C C N	9
MGTREFCLK1P_118_E8	E8	FMC HPC GBTCLK1 M2C C P	9
MGTREFCLK1N_118_E7	E7	FMC HPC GBTCLK1 M2C C N	9

U1 SOC_K7_325T_FF900_IRON




FPGA GT Banks




Title: FPGA GT Banks ASSY P/N: 0431641
 SCHEM, ROHS COMPLIANT PCB P/N: 1280565
 KC705 EVALUATION PLATFORM SCH P/N: 0381397


Date: 4-2-2012_15:15 Ver: 1.1
 Sheet Size: B Rev: 01
 Sheet 9 of 47 Drawn By BF




U1 SOC_K7_325T_FF900_IRON




U1 SOC_K7_325T_FF900_IRON




U1 SOC_K7_325T_FF900_IRON




U1 SOC_K7_325T_FF900_IRON



U1 SOC_K7_325T_FF900_IRON



U1 SOC_K7_325T_FF900_IRON



U1 SOC_K7_325T_FF900_IRON

FPGA Power Pins




Title: FPGA Power Pins
SCHEM, ROHS COMPLIANT
KC705 EVALUATION PLATFORM

ASSY P/N: 0431641
PCB P/N: 1280565
SCH P/N: 0381397

Date:	4-2-2012_15:15	Ver:	1.1
Sheet Size:	B	Rev:	01
Sheet	10 of 47	Drawn By	BF

SOC_K7_325T_FF900_IRON

BANK GND
XC7K325TFFG900



U1

SOC_K7_325T_FF900_IRON


FPGA GND




Title: FPGA GND SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 11 of 47	Drawn By BF	

BYPASS CAPACITORS

VCCINT 330uF (5)




VCCBRAM 330uF (1) ELEC-TANT-D, 4.7uF (9) 0402




VCCAUX

VCCAUX 47uF - 1210 (3)




VCCAUX_IO


VCCAUX_IO 47uF - 1210 (1)




Bank 0 2.5V VCCO 100uF - 1210 (1)




Banks 12, 13, 16, 17, and 18 VADJ VCCO



Banks 14, 15 2.5V VCCO



Banks 32, 33, 34 1.5V VCCO



FPGA Bypass Capacitors






Title: FPGA Bypass Capacitors
SCHEM, ROHS COMPLIANT
KC705 EVALUATION PLATFORM

ASSY P/N: 0431641
PCB P/N: 1280565
SCH P/N: 0381397

Date: 4-2-2012_15:15 Ver: 1.1

Sheet Size: B Rev: 01







Sheet 12 of 47 Drawn By BF



FPGA MGT Bypass Capacitors




Title: HDMI SERIES RESISTORS AT FPGA SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 13 of 47	Drawn By BF	



JTAG Buffer, USB JTAG Module, JTAG Header



Title: JTAG Buffer, USB JTAG Module, JTAG Header		Part P/N: 0431641
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565
KC705 EVALUATION PLATFORM		SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 14 of 47	Drawn By BF	




Shielded DDR3 SO-DIMM

XILINX


Title: Shielded DDR3 SO-DIMM SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet	15 of 47	Drawn By: BF

Silkscreen:
"DDR3 SO-DIMM"



DDR3_SO-DIMM_SHIELDED



J22 ASP_134486_01





J22 ASP_134486_01



J22 ASP_134486_01

When OE = 1
Switch is Closed







J22 ASP_134486_01

ANSI/VITA 57.1 - Revised 2010 FMC HPC Header, Rows A, B, C, D






Title: FMC HPC Header, Rows A, B, C, D		ASSY P/N: 0431641
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565
KC705 EVALUATION PLATFORM		SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 16 of 47	Drawn By BF	



ANSI/VITA 57.1 - Revised 2010
 FMC HPC Header, Rows E, F, G




Title: FMC HPC Header, Rows E, F, G		ASSY P/N: 0431641	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565	
KC705 EVALUATION PLATFORM		SCH P/N: 0381397	
Date: 4-2-2012_15:15	Ver: 1.1		
Sheet Size: B	Rev: 01		
Sheet 17 of 47	Drawn By BF		



ANSI/VITA 57.1 - Revised 2010
FMC HPC Header, Rows H, J, K









Title: FMC HPC Header, Rows H, J, K SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 18 of 47	Drawn By BF	




ANSI/VITA 57.1 - Revised 2010
FMC HPC Header, GND



Title: FMC HPC Header, GND SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 19 of 47	Drawn By BF	





ASP_134603_01



When OE = 1
Switch is Closed



ASP_134603_01



ANSI/VITA 57.1 - Revised 2010 FMC LPC Connector





Title: FMC LPC Connector SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 20 of 47	Drawn By	BF



PCIE 8X Card Edge





Title: PCIE 8X Card Edge SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 21 of 47	Drawn By BF	






SFP+ Connector and Cage



Title: SFP+ Connector and Cage SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 22 of 47	Drawn By	BF



SIT9102AI-243N25E200.0000




Clocks and SMA Connectors



Title: Clocks and SMA Connectors SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM
 ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397


Date: 4-2-2012_15:15 Ver: 1.1
 Sheet Size: B Rev: 01
 Sheet 23 of 47 Drawn By BF



5326 Clock Recovery



Title: 5326 Clock Recovery SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 24 of 47	Drawn By	BF



The PHY MDIP Pins below are Media Dependent Interface Pins (MDIP), and are all bidirectional pins.

Pin to Constant Mapping	
Pin	Bit [2:0]
VCC2V5	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
GND	000

Pin	Bit[2]	Bit[1]	Bit[0]		
CFG0	PHYADR[2]	PHYADR[1]	PHYADR[0]	111	PHYAddr "00111". Don't advertise the PAUSE bit
CFG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]	000	
CFG2	ANEG[3]	ANEG[2]	ANEG[1]	111	Auto-Neg en, advertise all caps; prefer slave. Auto crossover enabled. 125 CLK option disabled. GMII to Cu mode.
CFG3	ANEG[0]	ENA_XC	DIS_125	111	Fiber/copper auto-detect disabled. Sleep mode disabled.
CFG4	HWCFG_MD[2]	HWCFG_MD[1]	HWCFG_MD[0]	111	MDC/MDIO selected. Active LOW interrupt 50ohm SERDES option.
CFG5	DIS_FC	DIS_SLEEP	HWCFG_MD[3]	111	
CFG6	SEL_BDT	INT_POL	75/50 OHM	010	

10/100/1000 PHY

Title: 10/100/1000 PHY SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM





ASSY P/N: 0431641
PCB P/N: 1280565
SCH P/N: 0381397

Date: 4-2-2012_15:15 Ver: 1.1

Sheet Size: B Rev: 01

Sheet **25** of **47** Drawn By BF


J29, J30 pins 1-2: GMII/MII to Cu
J29, J30 pins 2-3: SGMII to Cu, no clk
J27 pins 1-2, J64 ON: RGMII, modified MII in Cu



BPI FLASH, QSPI





Title: BPI FLASH, QSPI SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 26 of 47	Drawn By	BF



USB UART, EEPROM, Config DIPs



Title: USB UART, EEPROM, Config DIPs SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date:	4-2-2012_15:15	Ver: 1.1
Sheet Size:	B	Rev: 01
Sheet	27 of 47	Drawn By BF




SD Card Connector







Title: SD Card Connector
 SCHEM, ROHS COMPLIANT
 KC705 EVALUATION PLATFORM

ASSY P/N: 0431641
 PCB P/N: 1280565
 SCH P/N: 0381397

Date:	4-2-2012_15:15	Ver:	1.1
Sheet Size:	B	Rev:	01
Sheet	28 of 47	Drawn By	BF










LEDs near top edge



Buttons, Switches, LEDs, Rotary Encoder

Title: Buttons, Switches, LEDs, Rotary Encoder	
PCB P/N: 1280565	SCHEM, ROHS COMPLIANT
SCH P/N: 0381397	KC705 EVALUATION PLATFORM
Date: 4-2-2012_15:15	Ver: 1.1
Sheet Size: B	Rev: 01
Sheet 29 of 47	Drawn By BF




LCD, Level Shifters



Title: LCD, Level Shifters SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 30 of 47	Drawn By	BF

XADC_VCC5V0





XADC_AGND

VCCAUX



FERRITE-600

L19




3,31 XADC_VCC



XADC_AGND



XADC_AGND



XADC Header and Reference




Title: XADC Header and Reference SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM

ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397

Date: 4-2-2012_15:15 Ver: 1.1

Sheet Size: B Rev: 01

Sheet 31 of 47 Drawn By BF



- 23 USER_CLOCK_SDA
- 23 USER_CLOCK_SCL
- 16 FMC_HPC_IIC_SDA
- 16 FMC_HPC_IIC_SCL
- 20 FMC_LPC_IIC_SDA
- 20 FMC_LPC_IIC_SCL
- 27 EEPROM_IIC_SDA
- 27 EEPROM_IIC_SCL
- 22 SFP_IIC_SDA
- 22 SFP_IIC_SCL
- 33 IIC_SDA_HDMI
- 33 IIC_SCL_HDMI
- 15 IIC_SDA_DDR3
- 15 IIC_SCL_DDR3
- 24 SI5326_SDA
- 24 SI5326_SCL

PCA9548AR


1	SD0
2	SD0
3	SD1
4	SD1
5	SD2
6	SD2
7	SD3
8	SD3
10	SD4
11	SD4
12	SD5
13	SD5
14	SD6
15	SD6
16	SD7
17	SD7

U49 QFN_24

IIC MUX



Title: IIC MUX SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 32 of 47	Drawn By BF	



HDMI CODEC



Title: HDMI CODEC SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397	
Date:	4-2-2012_15:15	Ver:	1.1
Sheet Size:	B	Rev:	01
Sheet	33 of 47	Drawn By	BF

D

D

C


C

B

B

A




A





HDMI CONNECTOR



Title: HDMI CONNECTOR SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 34 of 47	Drawn By BF	




PMBUS Level-Shifter





Keyed PMBUS Conn.

Power Connector and switch, PMBus Header

Title: Power Connector and switch, PMBus Header	
Part Number: 0431641	SY P/N: 0431641
SCHEM, ROHS COMPLIANT	PCB P/N: 1280565
KC705 EVALUATION PLATFORM	SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1
Sheet Size: B	Rev: 01
Sheet 35 of 47	Drawn By BF



FPGA UCD9240 PMBus Controller #1		
Title:	FPGA UCD9240 PMBus Controller #1 SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM	ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date:	4-2-2012_15:15	Ver: 1.1
Sheet Size:	B	Rev: 01
Sheet	36 of 47	Drawn By: BF






PTD08A020W 20A Max. Power Channel




Title: PTD08A010W 20A Max. Power Channel ASSY P/N: 0431641
 SCHEM, ROHS COMPLIANT PCB P/N: 1280565
 KC705 EVALUATION PLATFORM SCH P/N: 0381397

Date:	4-2-2012_15:15	Ver:	1.1
Sheet Size:	B	Rev:	01
Sheet	37 of 47	Drawn By	BF



Dual 10A Max. Power Channels


Title: Dual 10A Max. Power Channels		ASSY P/N: 0431641
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565
KC705 EVALUATION PLATFORM		SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 38 of 47	Drawn By BF	



PTD08A010W 10A Max. Power Channel







Title: PTD08A010W 10A Max. Power Channel		ASSY P/N: 0431641
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565
KC705 EVALUATION PLATFORM		SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 39 of 47	Drawn By	BF



FPGA UCD9240 PMBus Controller #2






Title: FPGA UCD9240 PMBus Controller #2		ASSY P/N: 0431641
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565
KC705 EVALUATION PLATFORM		SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 40 of 47	Drawn By BF	



Dual 10A Max. Power Channels




Title: Dual 10A Max. Power Channels SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 41 of 47	Drawn By	BF



Dual 10A Max. Power Channels




Title: Dual 10A Max. Power Channels SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 42 of 47	Drawn By	BF



PTD08A010W 10A Max. Power Channel



Title: PTD08A010W 10A Max. Power Channel		ASSY P/N: 0431641
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565
KC705 EVALUATION PLATFORM		SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 44 of 47	Drawn By BF	



PTD08A010W 10A Max. Power Channel




Title: PTD08A010W 10A Max. Power Channel		ASSY P/N: 0431641
SCHEM, ROHS COMPLIANT		PCB P/N: 1280565
KC705 EVALUATION PLATFORM		SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 45 of 47	Drawn By	BF



$$V_{OUT} = 0.5 V(1 + R1/R2) + (0.000000015A)(R1)$$

$$V_{OUT} = 2.8200V$$




REFER TO DATASHEET
PCB LAYOUT GUIDELINES


Linear Power Supplies



Title: Linear Power Supplies SCHEM, ROHS COMPLIANT KC705 EVALUATION PLATFORM		ASSY P/N: 0431641 PCB P/N: 1280565 SCH P/N: 0381397
Date: 4-2-2012_15:15	Ver: 1.1	
Sheet Size: B	Rev: 01	
Sheet 46 of 47	Drawn By BF	



DDR3_SODIMM




PCIE Adapter Cable

PCIE_ADAPTER_CABLE



Power Cord

PC_POWER_CABLE



PWR_BRICK_12V




USB Mini-B Cable

USB_MINIB_CABLE



USB Micro-B Cable

USB_MICRO_CABLE



12VDC

MJB1



JUMPER_BLOCK_2-PIN

MJB2



JUMPER_BLOCK_2-PIN

MJB3




JUMPER_BLOCK_2-PIN


MJB4




JUMPER_BLOCK_2-PIN



KC705_PCIE_PLATE




PCIE_POWER_STICKER



LCD Mounting HW

STANDOFF_10MM




MSO9

STANDOFF_10MM




MSO7

STANDOFF_10MM



MSO8

MACHINE_SCREW_M2_5



MS12

MACHINE_SCREW_M2_5




MS7

MACHINE_SCREW_M2_5



MS8

MACHINE_SCREW_M2_5



MS9

MACHINE_SCREW_M2_5




MS10

MACHINE_SCREW_M2_5




MS11

MH_110_135




MH9

MH_110_135




MH7

MH_110_135




MH8

MSO1



STANDOFF_MF_0P375

MRB1



RUBBER BUMPER

MN1



NUT_SS_4-40

MS1



MACHINE_SCREW_4-40


MH_125_250



MH1

GND

MSO2



STANDOFF_MF_0P375

MRB2




RUBBER BUMPER

MN2



NUT_SS_4-40

MS2



MACHINE_SCREW_4-40

MH_125_250



MH2


GND

MSO3



STANDOFF_0P375

MRB3



RUBBER BUMPER

MN3




NUT_SS_4-40

MS3



MACHINE_SCREW_4-40


MH_125_250



MH3


GND

MSO4



STANDOFF_0P375

MRB4




RUBBER BUMPER

MN4




NUT_SS_4-40

MS4



MACHINE_SCREW_4-40


MH_125_250



MH4


GND

MSO5



STANDOFF_0P375

MRB5




RUBBER BUMPER

MN5




NUT_SS_4-40

MS5



MACHINE_SCREW_4-40


MH_125_250



MH5


GND

MSO6



STANDOFF_0P375

MRB6



RUBBER BUMPER

MN6




NUT_SS_4-40

MS6



MACHINE_SCREW_4-40

MH_125_250



MH6

GND

Mechanical Components



Title: Mechanical Components ASSEMBLY P/N: 0431641 SCHEM, ROHS COMPLIANT PCB P/N: 1280565 KC705 EVALUATION PLATFORM SCH P/N: 0381397

Date: 4-2-2012_15:15 Ver: 1.1

Sheet Size: B Rev: 01

Sheet 47 of 47 Drawn By BFB