## HPS TDAQ Review: DAQ

Sergey Boyarinov JLAB Feb 25, 2014

### Requirements

- 50kHz event rate
- 100MB/s data rate (calorimeter 25MB/s, muon 6MB/s, SVT 33MB/s)
- Dead time < 1%</li>

#### **DAQ: System Overview**

- Calorimeter Readout: 442 channels of 12bit
  250MHz Flash ADCs for Calorimeter (2 VXS crates)
- SVT readout system (1 ATCA crate)
- Optional: 85ps resolution pipeline TDCs with discriminators
- Maximum 5 crates (2 VXS, 1 ATCA, 2 VME64(opt))
- JLAB CODA DAQ software

# DAQ/Trigger: all modules are available



FADC250 Flash ADC



**Crate Trigger Processor** 



**Sub-System Processor** 




**Signal Distribution** 




**Trigger Interface** 






### DAQ/Trigger: Flash ADC and Trigger System (VXS)




## DAQ: Pipeline TDC System (VME64X/VME)




NOTE: will not use it if FADCs produce timing and scalers (timing is not tested yet)


#### The CODA Trigger Distribution System With TI as TS



#### **DAQ: SVT integration**

- CODA was ported on ARM processor (zed board) with SLAC help and successfully tested with dummy readout list
- TI firmware keeps changing, SVT-TI section must be adjusted accordingly
- Configuration procedures must be integrated
- Starting May 2014, JLAB part of DAQ will be ready for integration with SVT





#### **Timeline**

- 2 VXS crate setup is ready, supporting trigger system development conducted by Ben Raydo: now - March 15
- TDAQ commissioning starts (Ben and Sergey): March 15 May 1, with possible extension to May 31
- Ready for SVT integration: June 1

# Conclusion

- DAQ in 2012 test run was nearly final configuration, do not expect any problems in final HPS DAQ system
- JLAB part of DAQ hardware 100% available and installed, trigger development is in progress
- JLAB part of DAQ will be ready by the end of May; SVT integration have to follow