DDR2 vs DDR3

- Only minor differences
 - Lower signal voltage 1.5V vs 1.8V
 - Different mode registers
 - Different initialization procedure



Xilinx DDR Controllers

Two base DDR controllers



Both have support for DDR3 already baked in.

Enabled through Verilog parameters.



DDR Controller Structure





COB DPM DDR3 Controller



Issues

- Bank management
 - Can't be disabled
- Timing
 - Narrowly met at 312 MHz
- Code quality
 - Ctrl.v is a house of cards.
 - Many unused signals.



Option: All EDK





Option: All MIG + Translation



NATIONAL ACCELERATOR LABORAT

Option: Rewrite CTRL



